Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
yes, I can set timing derate to contain all the cases. althou they are not accurate, but can be a subsititute. if set a larger range, maybe introduce more cells and power. and how to calculate the wire delay? for dsm process, there are QRC techfile or itf files to extract them accuratly. how about the wire delay for the .8um process? thanks
wire delay is less significant with 0.8um. back in a day that 1um process or so was state of the art, not many people cared about wire delay.
With TT lib only, your option is pretty much derating only.
yes, the wire delay can be ignored. can anyone give a comparision with the cell delay, and the wire lenght impact etc. what is the margin should be set?
for set timing derate. max corner is not importan when I can down my clock. buf for the min corer, maybe introduce much more delay cells.