Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

how to close timing only with typical timing library under cmos 0.8um process

Status
Not open for further replies.

macaren

Newbie level 6
Joined
Dec 30, 2006
Messages
12
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,357
now, the foundry only provide the typical timing library because the 0.8um is an old process. and my layout design tool is "encounter". and no rc model. any suggestion?
 

phoenixpavan

Full Member level 4
Joined
Nov 26, 2009
Messages
211
Helped
98
Reputation
196
Reaction score
95
Trophy points
1,318
Location
Bangalore
Activity points
2,562
Hi macaren,

In Synopsys tools we can specify derating factors..Maybe a similar provision is available in SOC..check it

cheers,
 

macaren

Newbie level 6
Joined
Dec 30, 2006
Messages
12
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,357
yes, I can set timing derate to contain all the cases. althou they are not accurate, but can be a subsititute. if set a larger range, maybe introduce more cells and power. and how to calculate the wire delay? for dsm process, there are QRC techfile or itf files to extract them accuratly. how about the wire delay for the .8um process? thanks
 

lostinxlation

Advanced Member level 3
Joined
Aug 19, 2010
Messages
701
Helped
197
Reputation
394
Reaction score
184
Trophy points
1,323
Location
San Jose area
Activity points
5,051
wire delay is less significant with 0.8um. back in a day that 1um process or so was state of the art, not many people cared about wire delay.
With TT lib only, your option is pretty much derating only.
 

macaren

Newbie level 6
Joined
Dec 30, 2006
Messages
12
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,357
yes, the wire delay can be ignored. can anyone give a comparision with the cell delay, and the wire lenght impact etc. what is the margin should be set?
for set timing derate. max corner is not importan when I can down my clock. buf for the min corer, maybe introduce much more delay cells.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top