Service Notification

EDAboard.com Scheduled Maintenance for 6/4/2020

Starting at 12:00pm EST Thursday June 4th EDABoard will be in maintenance mode and be unavailable. The website is being migrated to a new web server and the software is being upgraded. With the large volume of data & images to move, migration is expected to last for 8 - 10 hours. When started the forum will go into maintenance mode and no posts, edits or registrations can be made.
  1. Announcement:
    Forum rules & policies (quick reference)
    alexan_e (Administrator)
    7th August 2014
    Views:
    131,720
Page 1 of 651 1 2 3 11 51 101 501 ... LastLast
Threads 1 to 30 of 19513

Forum: Analog Integrated Circuit (IC) Design, Layout and Fabrication

Analog Integrated Circuit Design, Layout & Fabrication Questions. Analog ASIC Design. Semiconductor Technology Issues.

  1. Sticky Thread Sticky: [SOLVED] Tiny but mighty: TLV7011 comparator

    Started by B. David Miyares, 1st May 2018 14:19
    • Replies: 0
    • Views: 7,040
    1st May 2018, 14:19 Go to last post
  2. Sticky Thread Sticky: Read this before posting

    Started by klug, 3rd December 2007 18:00
    • Replies: 0
    • Views: 34,626
    3rd December 2007, 18:00 Go to last post
  1. Schematic circuit plot from Cadence Virtuoso

    Started by Junus2012, 31st May 2020 17:35
    • Replies: 15
    • Views: 614
    2nd June 2020, 19:44 Go to last post
  2. Rail to rail circuit simulation

    Started by ibiteee, 19th May 2020 15:35
    • Replies: 10
    • Views: 661
    1st June 2020, 22:14 Go to last post
    • Replies: 5
    • Views: 444
    1st June 2020, 20:04 Go to last post
  3. [SOLVED] Biasing and sizing transistors in comparator circuit

    Started by solsopp, 31st May 2020 17:37
    • Replies: 6
    • Views: 356
    1st June 2020, 19:26 Go to last post
    • Replies: 4
    • Views: 413
    30th May 2020, 11:23 Go to last post
  4. Link between sampling and accuracy

    Started by yefj, 26th May 2020 14:28
    • Replies: 3
    • Views: 416
    30th May 2020, 01:43 Go to last post
  5. Noise simulation of OPAmp

    Started by deep_sea, 28th May 2020 05:26
    • Replies: 2
    • Views: 289
    29th May 2020, 09:36 Go to last post
    • Replies: 2
    • Views: 996
    29th May 2020, 03:17 Go to last post
  6. Circuit Design using FinFETs

    Started by nidish, 25th May 2020 16:32
    • Replies: 2
    • Views: 211
    26th May 2020, 05:28 Go to last post
  7. Time Interleaved ADC Filtering at Output

    Started by Puppet123, 23rd May 2020 22:40
    • Replies: 3
    • Views: 404
    24th May 2020, 23:13 Go to last post
    • Replies: 8
    • Views: 486
    23rd May 2020, 21:47 Go to last post
  8. Bulk fixing (gluing) CMOS

    Started by lufer17, 23rd May 2020 14:49
    • Replies: 1
    • Views: 227
    23rd May 2020, 18:46 Go to last post
  9. Verilog and VHDL noise modelling

    Started by deep_sea, 20th May 2020 12:28
    • Replies: 5
    • Views: 466
    22nd May 2020, 11:14 Go to last post
  10. The stability of the power amplifier

    Started by OZZAA, 5th April 2020 08:01
    • Replies: 3
    • Views: 575
    20th May 2020, 01:01 Go to last post
    • Replies: 3
    • Views: 336
    19th May 2020, 10:13 Go to last post
    • Replies: 11
    • Views: 978
    16th May 2020, 09:07 Go to last post
  11. Trends in Analog IP for ASIC Design

    Started by JElectric, 6th May 2020 12:46
    • Replies: 7
    • Views: 781
    15th May 2020, 23:44 Go to last post
  12. Layout of big transistors

    Started by Junus2012, 14th May 2020 23:19
    • Replies: 3
    • Views: 381
    15th May 2020, 18:31 Go to last post
    • Replies: 12
    • Views: 1,055
    15th May 2020, 10:52 Go to last post
    • Replies: 11
    • Views: 947
    14th May 2020, 23:40 Go to last post
  13. Matching the biasing circuit to the core amplifier

    Started by Junus2012, 2nd May 2020 22:07
    2 Pages
    1 2
    • Replies: 20
    • Views: 2,120
    13th May 2020, 17:39 Go to last post
    • Replies: 7
    • Views: 1,680
    13th May 2020, 10:39 Go to last post
  14. SAR ADC Architecture Blocks

    Started by Adithya_Pai, 1st May 2020 19:40
    • Replies: 5
    • Views: 1,337
    9th May 2020, 18:46 Go to last post
  15. Is this CMRR plot correct?

    Started by fat_123, 7th May 2020 21:19
    • Replies: 3
    • Views: 482
    9th May 2020, 13:32 Go to last post
    • Replies: 10
    • Views: 1,518
    9th May 2020, 12:05 Go to last post
  16. CMOS differential OPAmp

    Started by MILIND_7, 18th March 2020 10:53
    • Replies: 5
    • Views: 753
    9th May 2020, 10:13 Go to last post