1. Announcement:
    Forum rules & policies (quick reference)
    alexan_e (Administrator)
    7th August 2014
    Views:
    119,299
Page 1 of 637 1 2 3 11 51 101 501 ... LastLast
Threads 1 to 30 of 19105

Forum: Analog Integrated Circuit (IC) Design, Layout and Fabrication

Analog Integrated Circuit Design, Layout & Fabrication Questions. Analog ASIC Design. Semiconductor Technology Issues.

  1. Sticky Thread Sticky: [SOLVED] Tiny but mighty: TLV7011 comparator

    Started by B. David Miyares, 1st May 2018 14:19
    • Replies: 0
    • Views: 1,851
    B. David Miyares
    1st May 2018, 14:19 Go to last post

  2. Sticky Thread Sticky: Read this before posting

    Started by klug, 3rd December 2007 18:00
    • Replies: 0
    • Views: 29,384
    klug
    3rd December 2007, 18:00 Go to last post

  1. Aspect ratio for transistors in the matched layout array

    Started by Junus2012, Yesterday 17:24
    • Replies: 0
    • Views: 69
    Junus2012
    Yesterday, 17:24 Go to last post

  2. Parasatic effect of the dummy transistor

    Started by Junus2012, 21st May 2019 23:33
    3 Attachment(s)
    • Replies: 5
    • Views: 411
    sutapanaki
    Yesterday, 00:34 Go to last post

  3. voltage controlled oscilators

    Started by Green_Ic, 21st May 2019 22:02
    • Replies: 2
    • Views: 205
    sutapanaki
    22nd May 2019, 20:40 Go to last post

  4. Matching of big array transistors

    Started by Junus2012, 21st May 2019 14:14
    • Replies: 3
    • Views: 268
    Dominik Przyborowski
    22nd May 2019, 20:08 Go to last post

  5. [SOLVED] Class AB output stage for VDD=1.8V

    Started by nidare, 19th May 2019 14:04
    1 Attachment(s)
    • Replies: 3
    • Views: 236
    nidare
    20th May 2019, 15:50 Go to last post

  6. Common centroid matching array

    Started by Junus2012, 18th May 2019 19:33
    • Replies: 3
    • Views: 452
    Junus2012
    20th May 2019, 11:30 Go to last post

  7. Layout of Serial MOSFET

    Started by quyleanh, 20th May 2019 02:55
    • Replies: 0
    • Views: 82
    quyleanh
    20th May 2019, 02:55 Go to last post

  8. Finding Q of Pie matching network

    Started by Chinmaye, 21st January 2019 18:09
    • Replies: 2
    • Views: 1,569
    kripacharya
    18th May 2019, 17:38 Go to last post

  9. A zero at folded cascode apmlifier

    Started by shanmei, 14th May 2019 02:19
    2 Attachment(s)
    • Replies: 6
    • Views: 747
    sutapanaki
    17th May 2019, 18:10 Go to last post

  10. Shielding of voltage lines with different value for same distance

    Started by saha.123, 10th May 2019 05:42
    • Replies: 4
    • Views: 675
    kripacharya
    17th May 2019, 15:47 Go to last post

  11. PMOS input Folded Cascode 0.35m

    Started by melkord, 3rd May 2019 23:52
    4 Attachment(s)
    • Replies: 6
    • Views: 393
    sutapanaki
    16th May 2019, 21:26 Go to last post

  12. Plotting waveform in Mathlab from Cadence

    Started by Junus2012, 15th May 2019 22:11
    • Replies: 3
    • Views: 495
    pancho_hideboo
    16th May 2019, 12:08 Go to last post

  13. TSMC I/O: pad-ESD-core connection

    Started by AllenD, 15th May 2019 22:14
    • Replies: 0
    • Views: 109
    AllenD
    15th May 2019, 22:14 Go to last post

  14. metal fill on the core circuit

    Started by shanmei, 14th May 2019 22:40
    • Replies: 2
    • Views: 946
    ThisIsNotSam
    15th May 2019, 14:34 Go to last post

  15. IC package company QFP80

    Started by shanmei, 15th May 2019 01:24
    • Replies: 1
    • Views: 552
    dick_freebird
    15th May 2019, 02:18 Go to last post

  16. Substrate contact vialation

    Started by AllenD, 13th May 2019 03:57
    • Replies: 4
    • Views: 933
    ThisIsNotSam
    14th May 2019, 21:04 Go to last post

  17. Source degeneration for differential amplifier

    Started by Junus2012, 14th May 2019 14:16
    • Replies: 2
    • Views: 400
    Junus2012
    14th May 2019, 19:31 Go to last post

  18. Help Model Generator for cadence layout

    Started by Junus2012, 14th May 2019 14:11
    • Replies: 0
    • Views: 196
    Junus2012
    14th May 2019, 14:11 Go to last post

  19. Need documets related to extraction of Inductance using Cadence Assura

    Started by sp.bhuvana, 14th May 2019 11:41
    • Replies: 0
    • Views: 64
    sp.bhuvana
    14th May 2019, 11:41 Go to last post

  20. 25G IBM 8HP bicmos quad oscillator design

    Started by the_second, 14th May 2019 09:03
    • Replies: 0
    • Views: 85
    the_second
    14th May 2019, 09:03 Go to last post

  21. I/O supply and usage

    Started by AllenD, 7th May 2019 06:13
    • Replies: 2
    • Views: 205
    AllenD
    13th May 2019, 13:07 Go to last post

  22. What does this resistor do in MOS differential pair, and how it's implemented

    Started by alfhg, 12th May 2019 00:32
    3 Attachment(s)
    • Replies: 4
    • Views: 1,183
    sutapanaki
    12th May 2019, 23:45 Go to last post

  23. How to verify MOSFET resistance implemented as a nulling resistor in an OpAmp

    Started by rmanalo, 10th May 2019 13:20
    1 Attachment(s)
    • Replies: 2
    • Views: 420
    frankrose
    11th May 2019, 11:09 Go to last post

  24. Transient measurements in HSPICE

    Started by rmanalo, 5th May 2019 07:53
    4 Attachment(s)
    • Replies: 11
    • Views: 1,109
    pancho_hideboo
    11th May 2019, 09:34 Go to last post

  25. cadence simulation without schematic view...

    Started by AllenD, 10th May 2019 04:25
    • Replies: 2
    • Views: 598
    pancho_hideboo
    10th May 2019, 14:19 Go to last post

  26. I have a douvt related to Ohmic contact

    Started by Mallikarjunareddy, 9th May 2019 07:32
    • Replies: 0
    • Views: 175
    Mallikarjunareddy
    9th May 2019, 07:32 Go to last post

  27. Filler cell design (pp layer combination)

    Started by AllenD, 1st May 2019 20:56
    3 Attachment(s)
    • Replies: 0
    • Views: 282
    AllenD
    1st May 2019, 20:56 Go to last post

  28. Generating dummy transistors and resisors in Cadence Vertuoso

    Started by Junus2012, 30th April 2019 22:28
    • Replies: 4
    • Views: 2,144
    Junus2012
    1st May 2019, 10:23 Go to last post

  29. Layout I/O modeling, LVS and density

    Started by AllenD, 1st May 2019 04:37
    • Replies: 2
    • Views: 170
    AllenD
    1st May 2019, 06:41 Go to last post

  30. HFSS 3D Layout - How delete bump/ball w/o deleting the pin?

    Started by farhill, 30th April 2019 14:58
    • Replies: 0
    • Views: 102
    farhill
    30th April 2019, 14:58 Go to last post
Powered by vBulletin
Copyright © 2017 vBulletin Solutions, Inc. All rights reserved.