1. Announcement:
    Forum rules & policies (quick reference)
    alexan_e (Administrator)
    7th August 2014
    Views:
    126,750
Page 1 of 646 1 2 3 11 51 101 501 ... LastLast
Threads 1 to 30 of 19360

Forum: Analog Integrated Circuit (IC) Design, Layout and Fabrication

Analog Integrated Circuit Design, Layout & Fabrication Questions. Analog ASIC Design. Semiconductor Technology Issues.

  1. Sticky Thread Sticky: [SOLVED] Tiny but mighty: TLV7011 comparator

    Started by B. David Miyares, 1st May 2018 14:19
    • Replies: 0
    • Views: 4,907
    B. David Miyares
    1st May 2018, 14:19 Go to last post

  2. Sticky Thread Sticky: Read this before posting

    Started by klug, 3rd December 2007 18:00
    • Replies: 0
    • Views: 33,061
    klug
    3rd December 2007, 18:00 Go to last post

  1. Has anybody used Oceane for IC design

    Started by pekachoo007, Yesterday 13:03
    • Replies: 0
    • Views: 170
    pekachoo007
    Yesterday, 13:03 Go to last post

  2. About can't find PDK in layout in Cadence

    Started by Trafford, 17th January 2020 17:15
    1 Attachment(s)
    • Replies: 1
    • Views: 137
    dick_freebird
    17th January 2020, 21:12 Go to last post

  3. indivisual out different from differential output in fully differential amplifier

    Started by Junus2012, 10th January 2020 20:01
    1 Attachment(s)
    • Replies: 4
    • Views: 287
    sutapanaki
    16th January 2020, 19:16 Go to last post

  4. Fast static CMOS comparator circuit

    Started by vieha007Electronic, 15th January 2020 02:27
    • Replies: 2
    • Views: 264
    frankrose
    15th January 2020, 21:38 Go to last post

  5. Is it stable that phase drop to close to 0 but rise to 75 degree when gain is 0dB?

    Started by shanmei, 3rd January 2020 20:06
    4 Attachment(s)
    • Replies: 13
    • Views: 967
    shanmei
    13th January 2020, 16:24 Go to last post

  6. Integrated Circuits Filter Resources-Active RC, OTA/GM-C, Switched Capacitor Filter

    Started by Puppet123, 10th January 2020 20:39
    • Replies: 1
    • Views: 287
    jjx
    13th January 2020, 10:03 Go to last post

  7. HSPICE equivalent simulator options in AFS

    Started by Knowledge.seeker, 9th January 2020 07:25
    • Replies: 0
    • Views: 221
    Knowledge.seeker
    9th January 2020, 07:25 Go to last post

  8. 32nm finfet simulation in hSpice

    Started by Vebkatesh, 8th January 2020 11:09
    • Replies: 1
    • Views: 220
    sutapanaki
    8th January 2020, 19:20 Go to last post

  9. Short channel effects on Transconductance(gm).

    Started by spswaroopa, 7th January 2020 09:11
    1 Attachment(s)
    • Replies: 1
    • Views: 233
    dick_freebird
    7th January 2020, 19:58 Go to last post

  10. DAC unit cap selection for SAR ADC

    Started by spswaroopa, 6th November 2019 12:20
    1 Attachment(s)
    • Replies: 6
    • Views: 510
    dick_freebird
    7th January 2020, 19:47 Go to last post

  11. Noise analysis for diff amp in Cadence

    Started by msrinivasanmuthu, 28th December 2019 19:43
    1 Attachment(s)
    • Replies: 7
    • Views: 532
    frankrose
    7th January 2020, 19:15 Go to last post

  12. Simulating the slew rate with capacitive feedback fully differential amplifier

    Started by Junus2012, 20th December 2019 19:22
    2 Pages •
    1 2
    15 Attachment(s)
    • Replies: 27
    • Views: 1,783
    sutapanaki
    6th January 2020, 18:56 Go to last post

  13. What's the best anti-aliasing filter for a 250 kS/s 16-bit ADC DAQ Board?

    Started by Programmer.C, 6th January 2020 09:22
    • Replies: 5
    • Views: 350
    Programmer.C
    6th January 2020, 18:09 Go to last post

  14. Wide swing cascode mirror with variable input current

    Started by Junus2012, 30th December 2019 14:17
    5 Attachment(s)
    • Replies: 5
    • Views: 436
    sutapanaki
    5th January 2020, 22:48 Go to last post

  15. Fixed trap charge specification in Sentaurus TCAD SDEVICE

    Started by sahal149, 4th January 2020 01:44
    • Replies: 0
    • Views: 270
    sahal149
    4th January 2020, 01:44 Go to last post

  16. How to simulate finite charge applied to the gate of a FET in Synopsys TCAD

    Started by sahal149, 22nd October 2019 18:45
    • Replies: 4
    • Views: 412
    sahal149
    4th January 2020, 00:23 Go to last post

  17. Safe value of Vgs in sub-threshold design (4.5nUT < Vgs - Vth < -2nUT)?

    Started by vieha007Electronic, 30th December 2019 19:08
    1 Attachment(s)
    • Replies: 1
    • Views: 340
    sutapanaki
    2nd January 2020, 00:05 Go to last post

  18. Fully differential opamp is inverting or non inverting amplifier ?

    Started by Junus2012, 29th December 2019 12:20
    1 Attachment(s)
    • Replies: 5
    • Views: 539
    sutapanaki
    30th December 2019, 19:25 Go to last post

  19. CMFB biasing current in fully differential Opamp with adaptive current source

    Started by Junus2012, 30th December 2019 14:24
    • Replies: 0
    • Views: 202
    Junus2012
    30th December 2019, 14:24 Go to last post

  20. Need help about this OP AMP Configuration

    Started by Programmer.C, 23rd December 2019 00:16
    2 Pages •
    1 2
    6 Attachment(s)
    • Replies: 21
    • Views: 1,303
    FvM
    26th December 2019, 13:03 Go to last post

  21. Moved: Newbie question on dynamic mic circuit problems

    Started by inklen, 24th December 2019 23:37
    •  
    •  

  22. telescopic cascode op amp and idea behind it

    Started by msrinivasanmuthu, 23rd December 2019 20:11
    • Replies: 2
    • Views: 386
    msrinivasanmuthu
    24th December 2019, 21:14 Go to last post

  23. current mirror diode

    Started by austria336, 17th December 2019 08:42
    1 Attachment(s)
    • Replies: 1
    • Views: 441
    frankrose
    17th December 2019, 17:54 Go to last post

  24. Please, help to understand CMOS amplifier circuit

    Started by tinker1965, 16th December 2019 04:59
    1 Attachment(s)
    • Replies: 3
    • Views: 521
    tinker1965
    16th December 2019, 19:16 Go to last post

  25. Including geometric variation of transistors using Montecarlo simulation in Cadence

    Started by Junus2012, 10th December 2019 21:49
    • Replies: 3
    • Views: 626
    Dominik Przyborowski
    11th December 2019, 18:54 Go to last post

  26. nedding help to setup pole zero analyses in cadence

    Started by Junus2012, 10th December 2019 19:44
    2 Attachment(s)
    • Replies: 3
    • Views: 444
    jjx
    11th December 2019, 13:04 Go to last post

  27. CMOS Fabrication process in 80s and 90s

    Started by EEcrazy, 11th December 2019 06:56
    • Replies: 0
    • Views: 357
    EEcrazy
    11th December 2019, 06:56 Go to last post

  28. Replica circuit design to generate internal common mode voltage for the two stage OPA

    Started by Junus2012, 9th December 2019 22:57
    1 Attachment(s)
    • Replies: 0
    • Views: 349
    Junus2012
    9th December 2019, 22:57 Go to last post

  29. Stability issue of the closed loop feedback in fully differential ampliifer

    Started by Junus2012, 6th December 2019 17:54
    • Replies: 5
    • Views: 715
    Junus2012
    9th December 2019, 20:19 Go to last post

  30. Designing of high GBW opamp

    Started by Junus2012, 4th December 2019 22:24
    • Replies: 4
    • Views: 671
    sutapanaki
    6th December 2019, 21:30 Go to last post
Powered by vBulletin™
Copyright © 2017 vBulletin Solutions, Inc. All rights reserved.