1. Announcement:
    Forum rules & policies (quick reference)
    alexan_e (Administrator)
    7th August 2014
    Views:
    121,743
Page 1 of 640 1 2 3 11 51 101 501 ... LastLast
Threads 1 to 30 of 19195

Forum: Analog Integrated Circuit (IC) Design, Layout and Fabrication

Analog Integrated Circuit Design, Layout & Fabrication Questions. Analog ASIC Design. Semiconductor Technology Issues.

  1. Sticky Thread Sticky: [SOLVED] Tiny but mighty: TLV7011 comparator

    Started by B. David Miyares, 1st May 2018 14:19
    • Replies: 0
    • Views: 2,412
    B. David Miyares
    1st May 2018, 14:19 Go to last post

  2. Sticky Thread Sticky: Read this before posting

    Started by klug, 3rd December 2007 18:00
    • Replies: 0
    • Views: 29,955
    klug
    3rd December 2007, 18:00 Go to last post

  1. How to Solve the “Naming Error” in the LVS

    Started by weiTan, 3rd August 2019 06:02
    1 Attachment(s)
    • Replies: 2
    • Views: 151
    tiny_layouter
    Yesterday, 15:22 Go to last post

  2. calibre LVS missing inductor (bad device detected)

    Started by wypopo, 16th August 2019 19:45
    5 Attachment(s)
    • Replies: 1
    • Views: 137
    dick_freebird
    17th August 2019, 03:35 Go to last post

  3. Biasing of wide swing current mirror

    Started by Junus2012, 4th March 2019 12:37
    4 Attachment(s)
    • Replies: 15
    • Views: 983
    sutapanaki
    16th August 2019, 01:08 Go to last post

  4. Decoupling CAP using MOSFET?

    Started by palmeiras, 14th August 2019 17:49
    • Replies: 2
    • Views: 179
    dick_freebird
    14th August 2019, 22:32 Go to last post

  5. Input DC offset result output dc value reach vdd

    Started by SDRookie, 2nd August 2019 05:02
    • Replies: 7
    • Views: 461
    sutapanaki
    14th August 2019, 04:18 Go to last post

  6. Resistance Flicker Noise Question

    Started by lmgrd, 7th August 2019 10:08
    11 Attachment(s)
    • Replies: 18
    • Views: 706
    lmgrd
    14th August 2019, 02:52 Go to last post

  7. Calibre Tool for DRC errors

    Started by kingmakerssa, 13th August 2019 15:23
    • Replies: 0
    • Views: 88
    kingmakerssa
    13th August 2019, 15:23 Go to last post

  8. Using VCVS as delay elements result in period signal rising and falling time changing

    Started by xianweng, 10th August 2019 17:36
    4 Attachment(s)
    • Replies: 2
    • Views: 296
    dick_freebird
    13th August 2019, 02:14 Go to last post

  9. How to read binary stimulus file in SPECTRE in pwm format

    Started by chj88, 9th August 2019 02:33
    • Replies: 9
    • Views: 306
    chj88
    10th August 2019, 16:51 Go to last post

  10. Why can't extract internal MNA matrices using geometrical description on Hspice

    Started by Saad_imt, 7th August 2019 16:19
    • Replies: 0
    • Views: 99
    Saad_imt
    7th August 2019, 16:19 Go to last post

  11. mosfet as a switch in 28nm technology

    Started by aka_rabbi, 23rd July 2019 06:41
    • Replies: 4
    • Views: 443
    timof
    7th August 2019, 04:51 Go to last post

  12. Simulating VCO Pulling in Cadence

    Started by venn_ng, 5th August 2019 03:09
    1 Attachment(s)
    • Replies: 5
    • Views: 328
    BigBoss
    6th August 2019, 06:30 Go to last post

  13. Problem in using Spectrum Function in Cadence IC6.13

    Started by amr.maghraby, 1st August 2019 13:33
    • Replies: 10
    • Views: 434
    pancho_hideboo
    4th August 2019, 20:57 Go to last post

  14. Error During Cadence CDL Import to Create Schematics

    Started by cadence_ciw_user, 31st July 2019 14:33
    • Replies: 0
    • Views: 195
    cadence_ciw_user
    31st July 2019, 14:33 Go to last post

  15. EKV to BSIM Model Conversion

    Started by Puppet123, 30th July 2019 15:13
    • Replies: 1
    • Views: 196
    vivekroy
    30th July 2019, 18:40 Go to last post

  16. input current of the integrator

    Started by shanmei, 26th July 2019 14:30
    1 Attachment(s)
    • Replies: 15
    • Views: 771
    asdf44
    29th July 2019, 20:06 Go to last post

  17. Deep nwell connection

    Started by vsupadhya, 19th July 2019 07:20
    • Replies: 6
    • Views: 514
    Alexxk
    29th July 2019, 06:59 Go to last post

  18. How to measure the input reactance and output reactance of a MOSFET/gain stage

    Started by circuitking, 26th July 2019 08:39
    1 Attachment(s)
    • Replies: 7
    • Views: 462
    vivekroy
    27th July 2019, 17:26 Go to last post

  19. Nand gate using bsim-cmg

    Started by neku, 15th July 2019 17:36
    • Replies: 1
    • Views: 254
    erikl
    26th July 2019, 16:10 Go to last post

  20. Questions in manually creating substrate files for Sonnet Cadence Interface

    Started by JLHW, 25th July 2019 17:38
    • Replies: 0
    • Views: 242
    JLHW
    25th July 2019, 17:38 Go to last post

  21. PCB designing and wire bonding both

    Started by ICdesignerbeginner, 24th June 2019 07:11
    • Replies: 2
    • Views: 289
    ThisIsNotSam
    24th July 2019, 17:15 Go to last post

  22. [SOLVED] Need RF examples lib.

    Started by Nancy12345, 23rd July 2019 04:30
    • Replies: 4
    • Views: 268
    Nancy12345
    24th July 2019, 02:20 Go to last post

  23. sfdr simulation in Matlab

    Started by shanmei, 9th July 2019 15:38
    2 Attachment(s)
    • Replies: 1
    • Views: 280
    Puppet123
    24th July 2019, 01:13 Go to last post

  24. LC VCO with Capacitor filter, what is the cap doing?

    Started by mvj, 17th June 2019 11:37
    1 Attachment(s)
    • Replies: 6
    • Views: 539
    saro_k_82
    23rd July 2019, 18:18 Go to last post

  25. What's the difference between stacked and cascode configurations?

    Started by circuitking, 20th July 2019 21:48
    2 Attachment(s)
    • Replies: 5
    • Views: 430
    circuitking
    23rd July 2019, 13:41 Go to last post

  26. DRC and LVS in Calibre

    Started by Ata-Va, 20th July 2019 00:17
    • Replies: 2
    • Views: 391
    slizak
    22nd July 2019, 16:58 Go to last post

  27. Mixed Signal IC Grounds

    Started by Alexxk, 25th June 2019 12:03
    • Replies: 7
    • Views: 593
    vivekroy
    22nd July 2019, 06:55 Go to last post

  28. Op-amp and compensation

    Started by venn_ng, 3rd June 2019 03:22
    1 Attachment(s)
    • Replies: 4
    • Views: 532
    saro_k_82
    21st July 2019, 15:52 Go to last post

  29. DNL/INL Using Cadence ahdlLib blocks

    Started by Puppet123, 21st July 2019 01:06
    • Replies: 0
    • Views: 181
    Puppet123
    21st July 2019, 01:40 Go to last post

  30. MOSFET Speed and power tradeoff

    Started by circuitking, 15th July 2019 10:45
    • Replies: 5
    • Views: 477
    BradtheRad
    20th July 2019, 17:04 Go to last post
Powered by vBulletin™
Copyright © 2017 vBulletin Solutions, Inc. All rights reserved.