1. Announcement:
    Forum rules & policies (quick reference)
    alexan_e (Administrator)
    7th August 2014
    Views:
    109,037
Page 1 of 627 1 2 3 11 51 101 501 ... LastLast
Threads 1 to 30 of 18788

Forum: Analog Integrated Circuit (IC) Design, Layout and Fabrication

Analog Integrated Circuit Design, Layout & Fabrication Questions. Analog ASIC Design. Semiconductor Technology Issues.

  1. Sticky Thread Sticky: [SOLVED] Tiny but mighty: TLV7011 comparator

    Started by B. David Miyares, 1st May 2018 14:19
    • Replies: 0
    • Views: 260
    B. David Miyares
    1st May 2018, 14:19 Go to last post

  2. Sticky Thread Sticky: Read this before posting

    Started by klug, 3rd December 2007 18:00
    • Replies: 0
    • Views: 27,937
    klug
    3rd December 2007, 18:00 Go to last post

  1. Voltage Sources (one or two source is needed to power up the circuit)?

    Started by ehsanaiman, Today 09:18
    1 Attachment(s)
    • Replies: 0
    • Views: 43
    ehsanaiman
    Today, 09:18 Go to last post

  2. Random offset for a differential pair operating in sub threshold region

    Started by electronics_rama, 21st July 2018 15:30
    • Replies: 2
    • Views: 282
    Dominik Przyborowski
    Yesterday, 17:47 Go to last post

  3. Power/GND metal layers

    Started by AllenD, Yesterday 10:55
    • Replies: 0
    • Views: 79
    AllenD
    Yesterday, 10:55 Go to last post

  4. SNR calculation in 1st order and 2nd order sigma delta modulator

    Started by Chinmaye, Yesterday 06:05
    • Replies: 0
    • Views: 124
    Chinmaye
    Yesterday, 06:05 Go to last post

  5. Auto Instance Name Display in Virtuoso Layout

    Started by krrao, 20th July 2018 05:15
    • Replies: 2
    • Views: 155
    dick_freebird
    20th July 2018, 19:45 Go to last post

  6. [SOLVED] Gradient problems in current steering DACs

    Started by Chinmaye, 17th July 2018 17:30
    • Replies: 6
    • Views: 234
    Chinmaye
    20th July 2018, 18:58 Go to last post

  7. DC value for VerilogA module

    Started by ashrafsazid, 20th July 2018 10:31
    • Replies: 2
    • Views: 118
    dick_freebird
    20th July 2018, 16:33 Go to last post

  8. Cadence PSS Pnoise Analysis

    Started by ashrafsazid, 19th July 2018 09:01
    • Replies: 7
    • Views: 231
    pancho_hideboo
    19th July 2018, 15:55 Go to last post

  9. How to decide the specification of in-band phase noise of a bluetooth PLL

    Started by alex_fd, 19th July 2018 05:01
    • Replies: 0
    • Views: 66
    alex_fd
    19th July 2018, 05:01 Go to last post

  10. Supply error detected when Run LVS

    Started by Mahmoud_Dagher, 18th July 2018 14:15
    • Replies: 1
    • Views: 102
    dick_freebird
    19th July 2018, 01:08 Go to last post

  11. Similar/replacement amplifier ACA0862

    Started by aminpix, 18th July 2018 21:30
    • Replies: 0
    • Views: 76
    aminpix
    18th July 2018, 21:30 Go to last post

  12. [SOLVED] Error while compiling LVS rules file

    Started by Mahmoud_Dagher, 18th July 2018 13:50
    • Replies: 0
    • Views: 58
    Mahmoud_Dagher
    18th July 2018, 14:04 Go to last post

  13. [SOLVED] What's the difference between stacked and cascode configurations?

    Started by Fávero Santos, 18th July 2018 00:12
    1 Attachment(s)
    • Replies: 1
    • Views: 124
    dick_freebird
    18th July 2018, 05:28 Go to last post

  14. [SOLVED] Calibre PEX error during generating calibre view

    Started by vieha007Electronic, 10th July 2018 00:28
    • Replies: 3
    • Views: 240
    vieha007Electronic
    16th July 2018, 18:56 Go to last post

  15. "np" layer and "pp" layer in CMOS circuit

    Started by AllenD, 12th July 2018 04:39
    1 Attachment(s)
    • Replies: 4
    • Views: 258
    AllenD
    15th July 2018, 03:55 Go to last post

  16. Fully differential Amplifier class AB

    Started by hannover90, 12th July 2018 18:24
    • Replies: 1
    • Views: 135
    erikl
    14th July 2018, 20:50 Go to last post

  17. Question about the changing of Gate terminal material

    Started by quyleanh, 13th July 2018 03:17
    • Replies: 1
    • Views: 184
    dick_freebird
    14th July 2018, 03:02 Go to last post

  18. Disable to read "cds.lib" in Ocean Run.

    Started by pancho_hideboo, 7th July 2018 06:12
    • Replies: 3
    • Views: 309
    erikl
    13th July 2018, 16:27 Go to last post

  19. Issues around ads keysight layout

    Started by adeniyiMokesioluwa, 7th July 2018 12:03
    2 Attachment(s)
    • Replies: 1
    • Views: 145
    johnjoe
    12th July 2018, 11:07 Go to last post

  20. Simples current mirror input impedance

    Started by CAMALEAO, 10th July 2018 17:16
    1 Attachment(s)
    • Replies: 7
    • Views: 297
    CAMALEAO
    12th July 2018, 10:34 Go to last post

  21. Pipeline last stage gain

    Started by shanmei, 12th July 2018 03:04
    1 Attachment(s)
    • Replies: 0
    • Views: 81
    shanmei
    12th July 2018, 03:04 Go to last post

  22. [SOLVED] How can I calculate the (W/L) ratio for nmos and pmos in below schematics?

    Started by viny9694, 9th July 2018 01:38
    2 Attachment(s)
    • Replies: 1
    • Views: 237
    dick_freebird
    10th July 2018, 19:22 Go to last post

  23. DRC Errors after No Geometry Violations

    Started by Mahmoud_Dagher, 29th June 2018 11:32
    • Replies: 9
    • Views: 323
    dick_freebird
    10th July 2018, 19:09 Go to last post

  24. How to calculate the individual widths from total width for mosfet's?

    Started by viny9694, 9th July 2018 23:55
    2 Attachment(s)
    • Replies: 1
    • Views: 93
    dick_freebird
    10th July 2018, 06:29 Go to last post

  25. Exporting from CST and Importing to ALtium

    Started by f_t, 6th July 2018 18:20
    1 Attachment(s)
    • Replies: 3
    • Views: 194
    pragash
    10th July 2018, 01:51 Go to last post

  26. [SOLVED] Help pls! n+sd to psub spacing must be <=10um error!

    Started by Enorize, 27th June 2018 00:29
    2 Attachment(s)
    • Replies: 7
    • Views: 362
    erikl
    9th July 2018, 20:08 Go to last post

  27. Verilog-a cyclically dependent error

    Started by heba_saleh, 8th July 2018 11:20
    • Replies: 3
    • Views: 179
    pancho_hideboo
    9th July 2018, 01:14 Go to last post

  28. How to do layout of a group of capacitor around 300 please?

    Started by Enorize, 27th June 2018 13:38
    • Replies: 8
    • Views: 382
    dick_freebird
    9th July 2018, 01:12 Go to last post

  29. [SOLVED] Monte Carlo Simulation in HSPICE 2008.03

    Started by rmanalo, 6th July 2018 06:07
    1 Attachment(s)
    • Replies: 3
    • Views: 240
    erikl
    7th July 2018, 23:08 Go to last post

  30. Moved: [Moved]: Verilog code to read .txt (hexa value)file and and to store in PC

    Started by vachanukb, 6th July 2018 19:41
    •  
    •  
Powered by vBulletin™
Copyright © 2017 vBulletin Solutions, Inc. All rights reserved.