1. Announcement:
    Forum rules & policies (quick reference)
    alexan_e (Administrator)
    7th August 2014
    Views:
    124,151
Page 1 of 644 1 2 3 11 51 101 501 ... LastLast
Threads 1 to 30 of 19308

Forum: Analog Integrated Circuit (IC) Design, Layout and Fabrication

Analog Integrated Circuit Design, Layout & Fabrication Questions. Analog ASIC Design. Semiconductor Technology Issues.

  1. Sticky Thread Sticky: [SOLVED] Tiny but mighty: TLV7011 comparator

    Started by B. David Miyares, 1st May 2018 14:19
    • Replies: 0
    • Views: 3,113
    B. David Miyares
    1st May 2018, 14:19 Go to last post

  2. Sticky Thread Sticky: Read this before posting

    Started by klug, 3rd December 2007 18:00
    • Replies: 0
    • Views: 30,682
    klug
    3rd December 2007, 18:00 Go to last post

  1. Tapered Buffer Peak Voltages

    Started by littlerock, Yesterday 11:41
    2 Attachment(s)
    • Replies: 0
    • Views: 124
    littlerock
    Yesterday, 11:41 Go to last post

  2. Moved: [SOLVED] inverter output Vhigh voltage

    Started by AllenD, Yesterday 17:43
    •  
    •  

  3. Fully-Differential folded cascode amplifier with enhanced gain

    Started by Junus2012, 7th November 2019 12:29
    3 Attachment(s)
    • Replies: 8
    • Views: 427
    sutapanaki
    10th November 2019, 23:32 Go to last post

  4. DAC unit cap selection for SAR ADC

    Started by spswaroopa, 6th November 2019 12:20
    • Replies: 3
    • Views: 200
    timof
    9th November 2019, 02:38 Go to last post

  5. Resistor mismatch hand calculation and simulation

    Started by ashrafsazid, 5th November 2019 23:50
    1 Attachment(s)
    • Replies: 4
    • Views: 243
    wwfeldman
    7th November 2019, 17:14 Go to last post

  6. Rail to rail input folded operational amplifier

    Started by Junus2012, 7th November 2019 15:07
    1 Attachment(s)
    • Replies: 0
    • Views: 138
    Junus2012
    7th November 2019, 15:07 Go to last post

  7. Feasibility Analyses in Cadence

    Started by Junus2012, 7th November 2019 10:03
    • Replies: 0
    • Views: 117
    Junus2012
    7th November 2019, 10:03 Go to last post

  8. How to connect N_BPW_33RF switch in RF NMOS characterization in UMC 130nm process

    Started by anas171, 6th November 2019 04:26
    1 Attachment(s)
    • Replies: 1
    • Views: 105
    deep_sea
    6th November 2019, 11:05 Go to last post

  9. Capacitive Boost or Charge-Pump DC-DC Converter

    Started by WASDQWERTY, 23rd October 2019 11:08
    4 Attachment(s)
    • Replies: 8
    • Views: 521
    BradtheRad
    6th November 2019, 08:29 Go to last post

  10. Difference between NMOS/PMOS with and without Deep Nwell

    Started by hafis.m, 25th October 2019 09:52
    • Replies: 2
    • Views: 228
    dick_freebird
    6th November 2019, 02:55 Go to last post

  11. Analog Layout - Sharing source/drain

    Started by big_fudge98, 2nd November 2019 18:48
    • Replies: 1
    • Views: 211
    frankrose
    5th November 2019, 19:42 Go to last post

  12. Source follower design issue for cascoded two stage op-amp

    Started by Junus2012, 5th November 2019 16:26
    1 Attachment(s)
    • Replies: 0
    • Views: 109
    Junus2012
    5th November 2019, 16:26 Go to last post

  13. What does the NP stand for in SSGNP and FFGNP

    Started by janthonym, 4th November 2019 18:44
    • Replies: 0
    • Views: 117
    janthonym
    4th November 2019, 18:44 Go to last post

  14. While checking LVS I got following error LOGS

    Started by MubarakKhan, 4th November 2019 10:57
    • Replies: 0
    • Views: 145
    MubarakKhan
    4th November 2019, 10:57 Go to last post

  15. Modelling power supply for cadence simulations

    Started by big_fudge98, 3rd November 2019 13:16
    • Replies: 4
    • Views: 245
    frankrose
    3rd November 2019, 21:43 Go to last post

  16. RHP zero cancellation in miller compensated opamp

    Started by big_fudge98, 3rd November 2019 10:45
    • Replies: 2
    • Views: 182
    FvM
    3rd November 2019, 13:09 Go to last post

  17. MOSFET soi, to use LTSpice

    Started by lufer17, 2nd November 2019 15:27
    • Replies: 1
    • Views: 180
    dick_freebird
    2nd November 2019, 20:34 Go to last post

  18. Noise calculation in static-dynamic circuit

    Started by amr.maghraby, 31st October 2019 09:44
    • Replies: 3
    • Views: 204
    pancho_hideboo
    2nd November 2019, 19:15 Go to last post

  19. Relxpert model file which supports UMC65 for reliability simulation

    Started by abhishek260, 1st November 2019 09:19
    • Replies: 1
    • Views: 196
    ThisIsNotSam
    1st November 2019, 10:27 Go to last post

  20. Running different type of simulation in one environment

    Started by Junus2012, 30th October 2019 14:51
    1 Attachment(s)
    • Replies: 6
    • Views: 342
    pancho_hideboo
    1st November 2019, 01:21 Go to last post

  21. TSMC65nm CRN65LP PDK Calibre and PEX Issues

    Started by Puppet123, 31st October 2019 12:19
    • Replies: 1
    • Views: 141
    timof
    31st October 2019, 17:33 Go to last post

  22. [SOLVED] ASIC Standar Cell Library

    Started by hungquoc, 31st October 2019 17:11
    • Replies: 1
    • Views: 128
    FvM
    31st October 2019, 17:32 Go to last post

  23. Physical Verification with TSMC65nm CRN65LP PDK

    Started by Puppet123, 18th September 2019 04:14
    • Replies: 2
    • Views: 315
    Puppet123
    31st October 2019, 11:25 Go to last post

  24. VIH, VIL in worst, best and typical case discussion

    Started by tigerajs, 29th October 2019 03:20
    1 Attachment(s)
    • Replies: 1
    • Views: 192
    chendong1017
    31st October 2019, 03:27 Go to last post

  25. [SOLVED] Making a mathematical expression between two parameters in ADE GXL output setup windo

    Started by Junus2012, 30th October 2019 13:06
    1 Attachment(s)
    • Replies: 5
    • Views: 276
    Junus2012
    30th October 2019, 14:50 Go to last post

  26. Difference between input and output offset voltage

    Started by Junus2012, 28th October 2019 12:26
    • Replies: 7
    • Views: 324
    asdf44
    30th October 2019, 13:54 Go to last post

  27. Is it possible to compensate the VOS by adjusting the common mode outout voltage VCM?

    Started by Junus2012, 28th October 2019 11:12
    4 Attachment(s)
    • Replies: 15
    • Views: 689
    Junus2012
    30th October 2019, 11:10 Go to last post

  28. WPE in a dual gate oxide (DGO) 90um process (4 pockets).

    Started by sr_orion, 29th October 2019 13:57
    1 Attachment(s)
    • Replies: 0
    • Views: 132
    sr_orion
    29th October 2019, 13:57 Go to last post

  29. What things we need to take care a lenghty routing let's say 5000um

    Started by saran826, 6th October 2019 06:24
    • Replies: 3
    • Views: 511
    dick_freebird
    27th October 2019, 19:57 Go to last post

  30. Maximum output voltage of operation amplifier with maximum load current

    Started by Junus2012, 23rd October 2019 10:20
    • Replies: 3
    • Views: 355
    deep_sea
    25th October 2019, 14:06 Go to last post
Powered by vBulletin™
Copyright © 2017 vBulletin Solutions, Inc. All rights reserved.