Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

[SOLVED] Waffle layout- lvs set up

Status
Not open for further replies.
Joined
Mar 18, 2024
Messages
3
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
3
my waffle layout can't be recognized during lvs, how can i modify my lvs set up in hspice to make it run?

Good day! i have a problem regarding my lvs set up in hspice. i can't compare my waffle layout. does anyone know how to solve or modify it?



Thanks
 

If this is a "waffle gate FET" then probably your extract rules
are too "ortho" and logically incapable of recognizing any but
basic "poly crosses active" gate areas and the S/D regions on
either side.

You may need to either improve the rules deck (add logic that
works) or mess with auxiliary views which the extractor can use
to "declare without understanding" that a certain layout is
such-and-such.

Now I don't think that a waffle FET brings much to the party, and
some of what it brings is not great (like, likely inferior hot-carrier
reliability and breakdown knee, from all the inside-corner D-G
field concentration). Used to see them on analog switches but
we did not find a great improvement in on resistance, a bit
inferior capacitance, and once we quit checking connectivity
with colored pencils it was just not worth supporting in the PDKs.
 

If this is a "waffle gate FET" then probably your extract rules
are too "ortho" and logically incapable of recognizing any but
basic "poly crosses active" gate areas and the S/D regions on
either side.

You may need to either improve the rules deck (add logic that
works) or mess with auxiliary views which the extractor can use
to "declare without understanding" that a certain layout is
such-and-such.

Now I don't think that a waffle FET brings much to the party, and
some of what it brings is not great (like, likely inferior hot-carrier
reliability and breakdown knee, from all the inside-corner D-G
field concentration). Used to see them on analog switches but
we did not find a great improvement in on resistance, a bit
inferior capacitance, and once we quit checking connectivity
with colored pencils it was just not worth supporting in the PDKs.
how can i improve the rules deck?
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top