Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
You should try to understand the cause of the short before attend to resolve it.
In general, try to resolve the congestion after placement (i.e. after placeDesign + optDesign), and not after detailed routing. If you could send a snap shot after placement that show congestion, maybe someone here can give suggestion.
did u know th possible cause of shorts
is the design is congested ?
what it placement densiity of the design?
is the shorts are concentrated at some part of the design or else distributed over the design?
is the shorts are for signal or special nets?
if the design has less palcement density, i think the problem would be with floorplan
or else if the design is congested go for placement optimisation
use amoebaplace -congopt -higheffort
please check and correct me if anything is written wrong