Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

short violation in soc encounter

Status
Not open for further replies.

lightcloud

Member level 4
Joined
Oct 20, 2005
Messages
74
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Activity points
1,842
soc encounter short violation

I have many short violation using soc encounter.
how can I avoid it in flooplan and power plan steps?
 

leeenghan

Advanced Member level 4
Joined
Dec 28, 2004
Messages
118
Helped
16
Reputation
32
Reaction score
8
Trophy points
1,298
Activity points
1,333
amoebaplace placedesign

Hi,

You should try to understand the cause of the short before attend to resolve it.

In general, try to resolve the congestion after placement (i.e. after placeDesign + optDesign), and not after detailed routing. If you could send a snap shot after placement that show congestion, maybe someone here can give suggestion.

Regards,
Eng Han
www.eda-utilities.com
 

nmtr

Member level 2
Joined
May 16, 2001
Messages
46
Helped
2
Reputation
4
Reaction score
2
Trophy points
1,288
Location
a Chinese university
Activity points
580
short violations in soc encounter

now, Soce have a doc with the timing closure. and it gives some good comments about how to do floor-plane and pw-plane when considering the timing closure. you can read it. it may be helpful.
 

apradeep

Newbie level 4
Joined
Jan 4, 2006
Messages
6
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,340
short violation

Hi
did u know th possible cause of shorts
is the design is congested ?
what it placement densiity of the design?
is the shorts are concentrated at some part of the design or else distributed over the design?
is the shorts are for signal or special nets?
if the design has less palcement density, i think the problem would be with floorplan
or else if the design is congested go for placement optimisation
use amoebaplace -congopt -higheffort
please check and correct me if anything is written wrong
Thanks
 

lightcloud

Member level 4
Joined
Oct 20, 2005
Messages
74
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Activity points
1,842
Hi,
the short point is all power nets between signal nets. I think maybe signal nets shorted with power
net somewhere.

thanks
 

conmourtz

Member level 1
Joined
Mar 29, 2012
Messages
37
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Location
Volos, Greece
Activity points
1,541
I have the same problem too. Power nets on pads have short violations. Also, some wires from pads that lead to a macro cell on my design have short violations. what could be wrong?
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top