load design in verdi

Status
Not open for further replies.

ricksanchez

Newbie
Joined
Jan 17, 2012
Messages
4
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Location
Tampere, Finland
Activity points
1,319
How to load a design in verdi and run simulation when there are both verilog and vhdl files in the design?
 

I presume it supports mixed language HDL simulation as any other simulator, presumed it's covered by your license. Instantiation of Verilog modules in VHDL design and vice versa should be described in the manual.
 

Status
Not open for further replies.

Similar threads

Menu
Log in
Register
Cookies are required to use this site. You must accept them to continue using the site. Learn more…