Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

How to load time lib data in cts of innovus

Status
Not open for further replies.

Starset

Newbie level 6
Newbie level 6
Joined
Apr 17, 2024
Messages
11
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
73
I met some problem when i use ccopt_design command in innovus, there will be error which is shown in the picture below:
1713594490153.png

How could i load the missing time lib? which command should i use to avoid this problem?
 

this is unlikely to be a missing library, looks like clock tree was configured by hand and something is conflicting
 

well, the clock is divided in my design, so i used the "create_generated_clock" command to create a new clock. is there any thing else that i should pay attention to when i create a new clock?
 

Then your clock division becomes the prime suspect. How are you doing it? A mix of RTL and SDC commands?
 

I write that in Verilog and it is implemented in the top design file. what's more, it is complied together with the top design in DC
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top