Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Analog design in low supply voltage?

Status
Not open for further replies.

GDF

Full Member level 3
Joined
Aug 11, 2005
Messages
175
Helped
2
Reputation
4
Reaction score
1
Trophy points
1,298
Activity points
2,895
I would like to know anything I have to pay attention in low supply voltage analog design. Some people suggest folded or current-mode design to overcome this.
But what's the drawback of this kind of design?
In my personal opinion, the additional current source for blocking and biasing
generates additional noise which make circuit noisy.
Any other recommendation?
 

I see many people using floating gates tech to overcome low voltage supply problem.

or bulk driven, but not much.
 

Current-mode designs actually yields large dynamic range & low power dissipiation.The processing and calibration steps for floating gate devices is also avoided.Input impedance reduction associated with Bulk input driven devices is also not necessary here.

You may also try your design using MITE(Multi Input Translinear Element) which is an emerging useful device.
Nowadays,for low-power low noise designs ,BiCMOS technology is strongly recommended.
 

iamxo said:
I see many people using floating gates tech to overcome low voltage supply problem.

or bulk driven, but not much.
Does floating gates need additional special process?
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top