Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
it is a buck converter. Comparator should be faster as possible, compared with switching frequency. The loop compensation is not for comparator, while could be considered as Switching System stablity. Refer some about Buck converter, which would help to understand more.
By measured C_V curve, the reverse based MOS CAP achieve better Temperature coefficient & stable unit capatance. In my view, if isolated MOSCAP available, reversed is better.
it seems the amplifier is in open loop, how about output voltage, which would effect cascode MOS. In my view, the biasing of cascode MOS decide common source MOS status (Linear or Saturate), while output voltage effect the casode stage.
Does 'The TC of all the resistors are set to zero' mean ideal resistor used in the simulation? In my simulation, if negative Tc resistor used, upside curve occurs. If possible, do not change resistor model, but use ideal ones.
It seems negative shunt feedback is used in Allen's book (buffered OPs). Could I think the method is to push P2(output pole) higher to A1*Gm/CL, and then make loop stable, especially for larger CL?
I met the similar problem, use the structure as below, while loads with 0.1uF Cl.
Any other...
Re: stability about Class AB output stage loading with 1uF C
Hi erikl,
Do you mean to feedback voltage from the connection between CL and its series resistor? What about the purpose?
In the application, there is series R with CL, while i am not sure whether its resistance could be changed...
Class AB OPA is designed to drive 0.1uF CL, which use floating bias structure shown in the below. Up to now, I couldn't compensate OPA with good stability.
With 0.1uF CL, simple miller CAP is hard to seperate the two poles, and cause worse stability.
Details are below
1. With Miller...
Hi rfsystem,
I met the similar problem, which loads with 1uF cap with Class AB output stage. While OP is loading with CAP, i.e. the outputing current should finally decrease to 0. Then how about the sesning-current operation for the final status? Does the compensation work?
Sorry, I don't...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
