Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
pnet_options( power net placement blockages) sets up placement tools to avoid power strap violations which in turn leads to congestion and IR drop issues.
Partial pnet allows standard cells to be placed under pnets,but the pins in the standard cells are checked to prevent shorts with the pnets.
Standadrd cells are placed under the metal strap ensuring there are no DRC violations.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
