Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

What is meant by P-net placement Blockage ?

Status
Not open for further replies.

manikanta.9332

Member level 3
Member level 3
Joined
Mar 29, 2012
Messages
62
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Location
Banglore
Activity points
1,614
what is meant by placemenet Blockage?
what is partial p-net placement blockage?
 

pnet_options( power net placement blockages) sets up placement tools to avoid power strap violations which in turn leads to congestion and IR drop issues.

Partial pnet allows standard cells to be placed under pnets,but the pins in the standard cells are checked to prevent shorts with the pnets.
Standadrd cells are placed under the metal strap ensuring there are no DRC violations.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top