Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
I use verilog95 , because i am familar with it . and more , it 's compatiable to our existing designs .
And a very well surpport from synthesis tools.
An gate_level netlist is well organized in verilog95 format .
And more , 95 will cause you to take care of your design to avoid some common error due an verilog95 limit .