Tristate in FPGA/ASIC

vlsi_freak · Nov 7, 2007

Hi.

Is there any problem in using tristate 'Z' in FPGA's/ASIC's.

Most of the people says that it is not a good practise to use tristate in FPGA's.

Please share your ideas.

Thanks

firewire2035 · Nov 7, 2007

#1 tristate buses cannot be structurally tested for ASIC, i.e. DFT.

#2 high leakage current can break system power specification.

#3 accidental bus contention can lower ASIC reliability/yield, etc.

Tristate in FPGA/ASIC

vlsi_freak

Full Member level 2

firewire2035

Member level 1

Similar threads

Tristate in FPGA/ASIC

vlsi_freak

Full Member level 2

firewire2035

Member level 1

Similar threads

Privacy & Transparency

Privacy & Transparency