Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Testing of IC CMOS Inverter

Status
Not open for further replies.

mohazaga

Full Member level 2
Full Member level 2
Joined
Aug 18, 2005
Messages
141
Helped
2
Reputation
4
Reaction score
2
Trophy points
1,298
Activity points
2,397
cmos inverter overshoot

Hi ,,,

I design a CMOS inverter using 0.35u process, and I test its output by input different frequency square pulses.
The output of the inverter get distorted after 1M, is that due to RC parasitic introduced by fab. process.
Also, why there is overshoot and undershoot ate beginning of rise/fall of output pulse? is that due of RCL parasitic of IC pad contact?

Could you help please?
See the output at input of 5k, 50k, 200k, 2M & 5M.

Freq-5KHz
57_1241687902_thumb.jpg


Freq-50KHz
38_1241687981_thumb.jpg


Freq-200KHz
30_1241688016_thumb.jpg


Freq-2MHz
69_1241688060_thumb.jpg


Freq-5MHz
12_1241688102_thumb.jpg
 

cmos inverter+overshoot

mohazaga said:
The output of the inverter get distorted after 1M, is that due to RC parasitic introduced by fab. process.
Yes, it is.
mohazaga said:
Also, why there is overshoot and undershoot ate beginning of rise/fall of output pulse? is that due of RCL parasitic of IC pad contact?
The overshoot and undershoot are mainly due to Cgd (capacitance between gate and drain) of the 2 transistors.
At high frequency, this capacitance propagates the input signal directly to the output node before the inverter can reach the stability.
 

inverter under shoot

Hi,

The overshoot/undershoot is due to Cgd or Cdb (Drain-Bulk) of PMOS and NMOS?
thanks
 

parasitic rc cmos inverter

It is due to Cgd which at high frequency becomes a "short" from In and Out of the Inverter.
 

inverter overshoot miller effect

Hi ,,,

This overshoot/undershoot is due to the transmission of the input slew to the output throughout the input-to-output coupling capacitance (Auvergne, Daga et al. 2000). That coupling capacitance is affect of Cgd-p,n overlap capacitances at the output, and taking into account the so-called Miller effect (Rabaey, Chandrakasan et al. 2003).

Is that OK
Thanx
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top