Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
In simulation it will have problem only when selection line is "X". Otherwise there is no difference after synthesis, whether you implement with ternary or if/else?
the statemenyt c = foo ? a : b; is a concurent statement that any signal changes in LHS, a new value is assigned to RHS
but for statement if (foo) c = a; else c = b; is procedural statement that must written in always
if we are not include all the signals on LHS in sensitivity list the result will different from first one, otherwise it must same
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.