Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Silicon validation on ASIC

Status
Not open for further replies.

siva_7517

Full Member level 2
Joined
Jan 16, 2006
Messages
138
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,296
Activity points
2,401
Hi there,

I would like to know why we have to do silicon validation on ASIC chip?
Is it to see the timing violation in the design?

Siva
 

pintuinvlsi

Member level 3
Joined
Jul 13, 2007
Messages
61
Helped
19
Reputation
38
Reaction score
10
Trophy points
1,288
Activity points
1,631
It is not to see only timing voilation there are lot of reason:
1. you need to check allyour interface.
2. there is no stuck at 0/1 in any flop i.e scan chain is proper.
3. you need to check there is no defect in any of the memory by MBIST.
4. Basic functionality of your chip.
5. there are different type of tests for temperature etc.

Hopes this will help,

Regards,
 

alpeshchokshi

Full Member level 2
Joined
Mar 5, 2006
Messages
128
Helped
4
Reputation
8
Reaction score
0
Trophy points
1,296
Location
San Jose, CA
Activity points
2,064
For silicon validation... there are always.. DFx (Design for *) features added in to the design...
It goes with the RTL on die...Once the silicon is ready, this feature are used to test whether the silicon is healthy or not. Interms of functionality, routing, all paths, etc.
 

Status
Not open for further replies.
Toggle Sidebar

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top