Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Reporting only violations in Design Compiler???

Status
Not open for further replies.

kaustubh

Junior Member level 3
Junior Member level 3
Joined
Apr 7, 2007
Messages
27
Helped
2
Reputation
4
Reaction score
0
Trophy points
1,281
Activity points
1,499
report_qor

Hi all
How to generate a timing report that reports only violations, in Design Compiler??
when i generate the timing report i get the report for 1 path(default) or i can specify the -max_path. but what if i want the DC to report only those paths that have not met slack !!!

thanks
 

report_constraints -all_viol -max -verbose will show all the violating paths with vervbose. if you want to jst see the path information dont applly verboseoption.

report_qor command will tell u in which clock domain, how much is the violating slack ..

best of luck..

regards,
Sam
 

thanks sam .. i also found out report_constains all_violators also helps (which i guess similar to one of the commands u have mentioned).
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top