Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

question about CTS and route!!

Status
Not open for further replies.

lightcloud

Member level 4
Joined
Oct 20, 2005
Messages
71
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Activity points
1,812
Hi,
I have some question about CTS and route, there are several clock
in design,as in test mode there is only one clock, so all clock domain should
be balance, I adopt the flow as followed:
1. function mode CTS
2. balance interclock delay in function mode
3. PPO2 in function fix setup, hold....
4. PPO2 in test mode, fix hold
5. CTO in function
6. balance interclock delay in function mode
7. route clock net
8. detail route
9. route optimization
10.fix antenna and crosstalk

I meet some question:

1.ater step 5, the interclock skew become very worse
2.after clock route before deail route, the clock skew become worse.

as I have not do detail route, due to deadline, can someone tell me the
method the best way of timeclouse.if there is man DRC error after detail
route,how to deal with it.

Thanks

best regards
 

I have a few questions about your steps.
1) What CTS tool are you using?
2) Can it handle multi-modes?
3) Do you have multiple SDC files?
4) Why fix hold timing before detail routing?
5) Why did your CTS tool not balance interclock during CTS?
 

Hi,
The tools I used is Astro, it is not suppt MCMM;
and We have two sdc, one for function, the other for
test mode;I want to fix hold time after CTS and after
detail both;
because there is multiple clock in design, so it should
usting balance interclock to balance delay between them

best regards
 

Since your CTS tool does not handle multi-mode, you need to combine your SDC files into one SDC. Since your test clock is a muxed version of your functional clock, all sinks should be balanced for test clock as long as you define your test clock as well. I'm not sure how to tell Astro to balance interclock, but I would guess the only way is specify the interclocks to have the same insertion delay and skew requirements...not the best way but it may be the only way in Astro. Unless the global router correlates well with the detail router, fixing hold is a waste.

Added after 1 minutes:

That is fixing hold with global routing.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top