physical verification

[seeravi]

Hi,
1)I want to clear DRC/LVS violations in Physical Design , which tool is sign-off ?

 

[AdvaRes]

Use Dracula or Assura

 

[seeravi]

i am using encounter tool, what is the input to assura tool ?and also how to create rulefile

 

[itsmeteja]

you can use calibre or hercules..

I/p's are gds or oasis database and spice netlist

you can get rule deck from tsmc/umc foundary..

 

[rca]

verilog transform in spice netlist to be compare with gds.

 

[littlechip]

import the netlist which is from PR tool into the virtuoso to generate the schmatic of the design and then export the cdl netlist from the schmatic, it works better than use V2LVS, and you can avoid some problem