stevepre
Member level 4
Suppose we need a design with clk in one FPGA, and we also need this clk to go to 2nd fpga, and the skew between them must be small.
What's the best way to achieve this?
Thanks
What's the best way to achieve this?
Thanks