Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Looking for documents on latch up in IC layouts

Status
Not open for further replies.

Syukri

Full Member level 5
Joined
Aug 9, 2005
Messages
252
Helped
24
Reputation
48
Reaction score
10
Trophy points
1,298
Location
Malaysia
Activity points
3,960
Re: Latch up in IC layouts

U have the doc of CMOS latch up...so what are u asking for actually?

In Layout usually, as long as the design rules is followed and the n-well is not floating then I think that we had prevent latch up
 

YESH_23

Member level 4
Joined
Dec 20, 2005
Messages
78
Helped
8
Reputation
16
Reaction score
4
Trophy points
1,288
Location
INDIA
Activity points
1,951
Re: Latch up in IC layouts

CHECK OUT THIS IGHT DO....
 

alexbsb

Newbie level 1
Joined
Jan 16, 2006
Messages
0
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,280
Activity points
1,294
Latch up in IC layouts

In usually,the design rules is meeting,the latch up is prevented.
 

vdevan77

Newbie level 4
Joined
Sep 23, 2005
Messages
6
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,345
Re: Latch up in IC layouts

to avoid latchup in chip,

if the source/drain of transistor is connected to pad make sure that it has it's tap shielded and also ensure that nearby transistors also guarded well
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top