Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Latch-up Question In CMOS

Status
Not open for further replies.

prescott2006

Junior Member level 1
Joined
May 4, 2009
Messages
15
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,406
The lecture note say that we can decrease RW1 and RS2 to reduce latchup, this is because it can provide better body connection. But I wonder won't it should be RS1 and RW1 to improve the body connection?:?:

Another question, the note say that if RW1 and RS2 (or RS1 and RW1 if I am correct), the Q1 and Q2 never turn on, why it say so? Is it without the resistance the current is too large until '“destroy the transistor”, so the latchup won't happen?
 

Attachments


amitabh262002

Member level 2
Joined
Jul 24, 2007
Messages
50
Helped
8
Reputation
16
Reaction score
6
Trophy points
1,288
Activity points
1,671
From my point of view and logic you are correct means RS1 and RW1 should be decrease.
Bcoz when we give more body connections the resistance of all taps comes in parallel so over all resistance will be low.
For your another question:
When resistance will be low IR drop will also be low so that BJT will not get enough potential at BASE to turn it ON.
So that both the BJTs will always be in reverse biased.
 
Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top