Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

ISCAS 89 benchmarks test patterns

Status
Not open for further replies.

prabanjan1

Newbie level 2
Joined
Jan 16, 2015
Messages
2
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
14
Hi all,

I am trying to give valid test patterns (As in give a test pattern that ensures that none of the signals are unknowns). I tried giving random inputs every cycle, I decreased the clock frequency. But still I am getting undefined values after a large number of clock cycles. Please advice me on how I should proceed?.

Regards,

Prabanjan
 

Status
Not open for further replies.
Toggle Sidebar

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top