Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

How should I use my self-designed TPG circuit to input test patterns into the test circuit of iscas89 and test its fault coverage in tetramax?

Thread starter sicetn
Start date Dec 18, 2023

Dec 18, 2023

#1

S

sicetn

Newbie

This has been bothering me all along

Commands Quick-Menu:

Similar threads

S
How can I apply my patterns to iscas'89 circuit ?
- Started by sicetn
- Dec 15, 2023
- Replies: 0
ASIC Design Methodologies and Tools (Digital)
R
Voltage stress test and Burnin tests
- Started by ranger01
- Jan 30, 2024
- Replies: 1
ASIC Design Methodologies and Tools (Digital)
Input test vector is not loaded in the Questa
- Started by mohamis288
- Feb 16, 2023
- Replies: 2
ASIC Design Methodologies and Tools (Digital)
F
Should I use UPF for this?
- Started by fatihgulakar
- Oct 14, 2023
- Replies: 1
ASIC Design Methodologies and Tools (Digital)
B
Circuit to test out Clock Tree Synthesis Algorithm
- Started by buzzsaw
- Dec 4, 2022
- Replies: 4
ASIC Design Methodologies and Tools (Digital)

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.

Accept Learn more…

Top