Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Circuit to test out Clock Tree Synthesis Algorithm

buzzsaw

Newbie
Joined
Oct 24, 2022
Messages
5
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
32
Hi, recently I just designed a Clock Tree Synthesis optimization method, I would like to know if there are websites where I can find open-source RTL codings of circuits in Verilog format to test out my design. Would be good if the circuit has multiple clock source
 

ahmad898

Junior Member level 1
Joined
Aug 21, 2022
Messages
18
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
157
To find the example of circuits in verilog, search for the ISCAS 85 for combinational and ISCAS89 for sequential bechmarks.
 

ThisIsNotSam

Advanced Member level 5
Joined
Apr 6, 2016
Messages
2,321
Helped
389
Reputation
778
Reaction score
418
Trophy points
83
Activity points
12,080
To find the example of circuits in verilog, search for the ISCAS 85 for combinational and ISCAS89 for sequential bechmarks.
these are old and generally considered irrelevant. not to mention that ISCAS'85 have no flip flops, so no CTS is needed....
 

LaTeX Commands Quick-Menu:

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top