Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
There will be a lot of issues if you are a new designer, but incase you know some of the basic issues which again are process dependent then there will not be a big issue. But the size is chip is big enough so you have to take care of the coupling between the interconnects and the possible delay caused by them . Also it depend upon the density of your design.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.