Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

IR Drop and EM with SOC Encounter

Status
Not open for further replies.

eeStud

Member level 1
Member level 1
Joined
Feb 17, 2011
Messages
37
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Visit site
Activity points
1,527
Hi,
Anyone knows how can i analyze IR drop & EM with Encounter?

Thanks!
 

Hi

early power analysis
before your are going ran IR drop and EM in vstrom tool from cadence
1..In you design where the std.cells are placed close to each other or logic is placed only one side of core area,it causes IR drop issue
2..where you have seen long net ,it causes EM migration issue

after ran the IR drop and EM

where you have seen red hotspot in core area,it's seems IR drop in that area...
where you have seen more congestion in core area..,it causes IR drop





Regards
chiranjeevi
 

Hi,
Thanks for your reply.
I have a few more questions:
1. Can i run the analysis with SOC Encounter? or i have to use vstorm?
2. How do i run it from Encounter?

Thanks.
 

if you want run IR drop

must should be following input files are required

1.power pin locations of both VCC and GND (VCC.pp) (GND.pp)
2.bump files/bump lef
3. cl files of macros/std.cells and technololgy files
4.sdc (for twf file)
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top