Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

how to write sdf file for this and gate ?

Status
Not open for further replies.

rajakash

Member level 2
Joined
Nov 9, 2006
Messages
53
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Activity points
1,608
sdf

hi friends,

i dnt know about sdf file,so pls tell me if Y<=a and b;
how to write sdf file for this and gate. and how can we give this file as input to modelsim simulator .pls help me.

thanks,
 

sdf

sdf is standard delay format. I dont think you can do it without using timing analysis such as synopsys prime time or other tools. Google for it. Moreover, you have not assigned any delay to your non-blocking assignment statement OR there should be specification about the and gate delay which should be in the synthesis library.

Dont worry if this does not make sense. I am sure other knowledgeable friends will guide you further.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top