Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

How to reduce buffers in number and area?

Status
Not open for further replies.

apradeep

Newbie level 4
Joined
Jan 4, 2006
Messages
6
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,340
Hi all
I was doing cts for one of the clock trees in the design
I want to control the max no of buffers to 50 (presntly tool had put 100 buffers)
can u suggest me the possible way
i have tried by constraining transition time and phase delay (skew is given as 500ps which is required)
Thanks & Regards
Pradeep
 

anjali

Full Member level 3
Joined
Aug 16, 2005
Messages
173
Helped
14
Reputation
28
Reaction score
6
Trophy points
1,298
Activity points
3,033
Re: cts socencounter

Actually tool inserts buffers in clock tree to reduce the clock skew. adding buffers results less delays in the clock network, intern reduces the clock skew.

Then why do you want to reduce the number of buffers? to reduce area! for that we need to concentrate on the logic area.
 

apradeep

Newbie level 4
Joined
Jan 4, 2006
Messages
6
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,340
Re: cts socencounter

Hi anjali
Yes what i what to get by reducing buffers is area(to reduce conjection) as well as power
You had mentioned that by inserting buffers we can decrease delay in clock network can u elobrate it can i get any material regarding that
I think it to reduce reduce skew by making insertion delay same to all leaf pins
Thanks
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top