Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

How do floorplan and placement affect timing of a design

Status
Not open for further replies.

microe_victor

Junior Member level 2
Joined
Nov 18, 2006
Messages
22
Helped
7
Reputation
14
Reaction score
5
Trophy points
1,283
Activity points
1,443
do the EDA tools change the netlist during floorplan and placement to meet the timing requirement ? or just adjust the position of the cells?

if we adjust the position of the cell, what is changed by doing this except the wire and all timing information related to the wire?

what can we do in Physical Synthesis?

thanks
 

In our backend design flow (EDA tools is ASTRO), ASTRO do change netlist during floorplan and placement by sizing cells or adding, removing, sizing buffer to meet timing requirements (to meet setup or hold time). not just adjust the position of the cells.

microe_victor said:
do the EDA tools change the netlist during floorplan and placement to meet the timing requirement ? or just adjust the position of the cells?

if we adjust the position of the cell, what is changed by doing this except the wire and all timing information related to the wire?

what can we do in Physical Synthesis?

thanks
 

thank you for your help

I have another question
we estimate the aera of a block and then use wire load mode accordingly to calculate the timing at pre-layout stage
then after placement ,the detail routing has not been done
how do we calculate the wire load delay ?
it is said that we extract parasitical RC from the model
then what kind of model we are extracting from without a detailed routing information


funster said:
In our backend design flow (EDA tools is ASTRO), ASTRO do change netlist during floorplan and placement by sizing cells or adding, removing, sizing buffer to meet timing requirements (to meet setup or hold time). not just adjust the position of the cells.

microe_victor said:
do the EDA tools change the netlist during floorplan and placement to meet the timing requirement ? or just adjust the position of the cells?

if we adjust the position of the cell, what is changed by doing this except the wire and all timing information related to the wire?

what can we do in Physical Synthesis?

thanks
 

if u place timing criticl blocks far , than ur timing got worse.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top