Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Question when Memory placing in floorplan

JasonJung

Newbie
Joined
Oct 6, 2023
Messages
5
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
52
Hey,
I am just a newbie in asic design. ( I just started working as a PnR engineer)
When I was in University, I remember that there was a concept of memory mapping... where several memory units share address bus and each emory unit is selected by some MSBs of address bits(Maybe the data in bus also shared). some thing like the below pic
1696599938889.png

The reason I suddenly thought about this was ... when I was working on my block.. there were so many memory macros and when I was placing those the fact I mentioned above hit my mind.

So my question is when there are many memorys in the block, will there be cases like the memory macros share the address bits or data bits ? (If yes i think its better to put those related ones close)
 
That's a good point to keep in mind, you dont want these srams to be on opposite edges of the core for example.

But usually RTL hierarchy names help you understand what macros need to be close to each other, then next thing you can look for is their instance names if they have _lo _hi , that could guide you to keep these two close.

Keeping a close loop with designer or reading the RTL helps in this fine tuning. But first order, its good enough to go by RTL module names.
 
That's a good point to keep in mind, you dont want these srams to be on opposite edges of the core for example.

But usually RTL hierarchy names help you understand what macros need to be close to each other, then next thing you can look for is their instance names if they have _lo _hi , that could guide you to keep these two close.

Keeping a close loop with designer or reading the RTL helps in this fine tuning. But first order, its good enough to go by RTL module names.
thanks,
by the way what is meant by _lo , _hi
in instance name?
 
option 1: talk to the person that wrote the RTL to have a good understanding of which memory is related to which memory
option 2: start with an automatically generated floorplan and see if any patterns emerge. refine the floorplan based on that
 

LaTeX Commands Quick-Menu:

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top