Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

High Voltage and Low voltage

Status
Not open for further replies.
G

gksivas

Member level 2
Joined
Apr 29, 2008
Messages
49
Helped
3
Reputation
6
Reaction score
1
Trophy points
1,288
Activity points
1,580
Hi everybody,

Why there are different DRC rules between HV and LV portions. for example, Nwell to Nwell spacing for LV is 1.8u but HVNWELL to any NWELL spacing is 2u.

Is it fabrication related issue or logic
 

It is technology and semiconductor physics related:
  • HVNWELLs usually are deeper than LVNWELLs, hence their lateral extension is proportionally wider, too
  • HV depletion regions are wider than LV depletion regions, also in lateral direction
 
Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top