That's a good question. In general, you can assume the clock-to-Q propagation delay is greater than the clock-to-D input hold time. In other words, the second flop captures its D input data slightly before the first flop's Q output begins to change. I think all logic families are designed to behave that way, so we can interconnect them easily.