Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Gate Delay of CMOS Inverter in terms of Input Slew and Output Capacitance

Status
Not open for further replies.

arpan_sen

Newbie level 6
Newbie level 6
Joined
Jan 21, 2004
Messages
14
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
92
Gate Delay of a CMOS Inverter = some_function(Input Slew Rate, Output Load Capacitance);

I am trying to understand how the gate delay is related to the input slew and output capacitance using mathematical equations. If you could please help me out and/or provide some links/books/papers that discuss the same I would be really very thankful.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top