Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Floorplanning problem in IC Compiler

Status
Not open for further replies.

msp4u4ever

Newbie level 5
Joined
May 31, 2012
Messages
9
Helped
1
Reputation
2
Reaction score
1
Trophy points
1,283
Activity points
1,345
Hello all,
I am using IC Compiler with Faraday Technology Corporation standard cell library.
I am referring the ASIC Design Flow Tutorial using Synopsys Tools by Hima Bindu Kommuru and Hamid Mahmoodi (found in google search)
I have called the link and synthetic library files in IC compiler.
I have also opened the milkyway library provided by the Faraday Tech Corp and called the verilog netlist of my design.
But when I initialize the floorplan, it says "Fail to run Floorplanner due to failing to get unit's CellId!.
I know I am missing only a small thing, someone help me please.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top