I am interested in this topic too. PleaseCan anyone site or provide some good reference material regarding floorplanning and place and route during ASIC development.
Xilinx doesn't have good documentation about its own floorplanning, not to mention ASIC.On 2002-04-20 02:29, synq wrote:
check xilinx foundation tool documents