floating well PAD ESD problem?

Status
Not open for further replies.
G

gsheng

Junior Member level 2
Joined
Jan 12, 2005
Messages
20
Helped
2
Reputation
4
Reaction score
1
Trophy points
1,283
Activity points
146
when PD/ND mode, there are two paths from pad to Vdd,
(1) PAD->NMOS->VSS->VSS ESD BUS-> Vdd to Vss NMOS(or diode)->Vdd;
(2) PAD->foating well of PMOS ->Vdd;
I don't know which path is the main path. does path 2 exist?
 

why not add a pmos for the charge from PAD to Vdd?
 

Because the pad is like 3.3V torlance 5V PAD.

Added after 2 hours 5 minutes:

We can not only connect PMOS's bulk to core vdd. Otherwise it will leackage through juntcion diode.
 

I think if PAD has a negtive ESD voltage,then path (1) is active,else if postive voltage,path (2) is active,right?
 

In case of tolerant I/O ( floating nWell structure), there is no path of pad to vdd .

so path (1) is just available.
 

ranier said:
In case of tolerant I/O ( floating nWell structure), there is no path of pad to vdd .

so path (1) is just available.
Click to expand...
Do you mean path(2) is available? I do want to know why?
 

Status
Not open for further replies.

Similar threads

Menu
Log in
Register
Cookies are required to use this site. You must accept them to continue using the site. Learn more…