Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

FIFO Depth Query Write slower than Read

Status
Not open for further replies.

sandy_711

Newbie level 4
Joined
Jun 26, 2008
Messages
5
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,310
If the write clock is 100MHz and the read clock is 200MHz, and if the data is coming on every clock cycle in the write domain, would I need a FIFO? If the FIFO is required what would be the depth of it? If the FIFO is not required, how would I transfer the data from write clock to read clock?
 

In other words, you can't continuously read data. By using a FIFO, you can read data at 200 MHz for a limited time, if the FIFO has been filled before. This is a question about your application requirements, that haven't been mentioned yet.
 

If the clocks are syncronous , you do not need a FIFO, you can directly pass the data without FIFO.

If the clocks are asyncronous, a FIFO depth 0f 4 should work as reading happens at a twice rate than writing.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top