Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Differnece between calculated and designed cap. value in RF MEMS

Status
Not open for further replies.

el_coronel

Junior Member level 1
Joined
Jan 26, 2016
Messages
15
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,413
Hi!

I have a problem with a fabricated RF MEMS capacitors. Theirs capacitance is much (~3 times) less that a calculated value.
Could anyone please help me to explain this effect?

A capacitor represents a 1-port CPW-line, which ends with a region of a deposited dielectric layer that connects with a ground via cantiliever.
 

The first reason, that comes to mind, is roughness. But there are two opposite points of view on it:
1) It could increase capacitance because of high electric field on the ends of cones forming rough layer
2) It could decrease capacitance since it decreases contact area between electrode and dielectric.

It seems that for the solid dielectric layer the second point is right. But according to e.g. G.Rebeiz "RF MEMS Theory...." 2003, p.93 fig 4.2(a) this effect provides only about 0.75 ratio between ideal and rough capacitors, but in my case this ratio is about 0.5 and sometiems lower.

Please, help me to understand this effect of high mismatch between calculated and fabricated capacitances of RF MEMS capacitors.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top