Details about multicore design in Veriog, memory sharing

Status
Not open for further replies.
V

vivek_p

Advanced Member level 4
Joined
Feb 16, 2010
Messages
115
Helped
10
Reputation
24
Reaction score
9
Trophy points
1,298
Activity points
2,009
Details about multicore design in Veriog...........I want to know about peripheral and memory sharing
 

Status
Not open for further replies.

Similar threads

Menu
Log in
Register
Cookies are required to use this site. You must accept them to continue using the site. Learn more…