Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Design & Verification in Big companies ?

Status
Not open for further replies.
Hi,

After design and verification, who is responsible for ATPG insertion? Design Engineer or verification engineer?? or ....

Thanks for the answer in advance :)
 

Hi,

When something is designed it is designed to a specification (usually) and the way to check to see if it meets the specification is to do a verification. To add more confusion to the terms you will get validation when the customer actually uses the device with the intended purpose and get the results they needed.

don't you just love standards and regulatory......... icky icky icky

regards

dfullmer
 

Normally what happens is all the designing
team write the RTL and then they off shore the verification to other companies

The point is this is the kind of separation that is required for designing and verification, The only thing that the two department share (or should share) is
the Spec thats all
 

If you are a design engineer, you should know how hardware problems emerge, about hardware debugging, chip testing and debugging, design for test. That isn't the main focus of your job, but you should be at least aware of these principles and how they might affect your design.
Likewise, if you are a verification engineer, you must know something about logic design.
So these jobs are not totally seperate but they are typically done by seperate teams in large enough shops.
This makes sense because you want experienced designers working on designs and experienced testers working on verification. Also, it is generally a good idea to have seperate eyes for coding and verifying.
 

sunjimmy said:
Hi,

After design and verification, who is responsible for ATPG insertion? Design Engineer or verification engineer?? or ....

Thanks for the answer in advance :)
Usually it done by design engineer,but some company may have individual DFT group(or engineers) to do this.
 

Why does Verification always mean Front-end/Functional ? Post layout verification aka Physical Verification is also part of the flow. Is there a different term for back-end verf. in the industry?
 

gliss said:
If you are a design engineer, you should know how hardware problems emerge, about hardware debugging, chip testing and debugging, design for test. That isn't the main focus of your job, but you should be at least aware of these principles and how they might affect your design.
Do you mean that testing, simulation, debugging, verification, DFT... are the main occupation of verification engineer?
 

Can anyone explain what is ATPG and DFT and what is the difference between them and verification?
p.s. i know what they stand for but i want to know when they are done and what is done in each of them
rRegards
 

maksya said:
Do you mean that testing, simulation, debugging, verification, DFT... are the main occupation of verification engineer?
DFT is for designers to think about during planning, design and RTL coding. Debugging is for designers and verification engineers. Simulation and verification are for the verification engineers. Front end simulation and back end simulation are different. Front end simulation is functional simulation and these are done by designers or entry level designers. Back end testing are for those experienced with circuit design, VSLI implementation issues and chip tape out experience.

Added after 9 minutes:

safwatonline said:
Can anyone explain what is ATPG and DFT and what is the difference between them and verification?
p.s. i know what they stand for but i want to know when they are done and what is done in each of them
rRegards
ATPG, DFT and verification are different things.
ATPG is Automatic Test Pattern Generation. This is done by tools like Synopsys TetraMAX. These tools create test patterns to use to stimulate your design.
DFT is design for test. This is a design methodology where designers are aware of testing and scanning at the design phase of the system. In DFT, extra flip-flips, scan and insertion logic is taken into account prior to functional descriptions being completed. Towards the back end, DFT means smarter scan and cell placement.
Verification is checking a design against a known system and making sure they are functionaly the same.
ATPG can aid in DFT and DFT can aid in verification.
 

design and verification are done by different persion
 

It depends on the company.... Let me tell u two cases in brief....

1. Company where both are done by a single person.I these sort of companies genrally product development is done by giing block ownership.each person is an owner of some block and he has to do everything.

2. company where all the team members work for the architecture and then they get divided in to coding and verification. While the coding ppl do coding the other set of people start building collaterals for the verification environment and there by building some testcases etc....

So it all depends on the company and size of the design... it is nothing to do with the basic flow.

More over some times it so happens that functional and timing verification are also separated.
 

I think most SoC companis have their dedicated verification team. IP owner or designer may run there own standalone verification, and a chip level verification should be done by verification team.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top