Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Design Compiler: report_timing -delay min

Status
Not open for further replies.

anjf

Newbie level 4
Joined
Jun 11, 2004
Messages
5
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Location
Xi'an City, Shaanxi Province, China
Activity points
30
design compiler report_timing

Is this command used to report the min hold time of the circuit?
If so, according to the dc report, the min hold time=data required time in the report=clock uncertainty + output external delay + ...
Why the output external delay is part of the min hold time?
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top