Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Common Interview Questions

Status
Not open for further replies.

aditya1579

Member level 2
Joined
Jan 2, 2013
Messages
47
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Activity points
1,624
One of the common interview questions I face is :

While building a clock tree, what are some of the factors one should take care of ? Skew is one of the points which comes to my mind. What are the others ?

Maybe things like - which buffers to use to get minimum delay, which layers to route the clock wires on etc. ??

Aditya
 

while building a clock tree

There are three important parameters for such nets:

***Transition time:- This is the time it takes to change the logic level of a node (e.g. 0 ! 1).

***Insertion delay:- The time required for the signal to travel from the driver to the end-points.

***Skew :- Difference in clock arrival time at two spatially distinct points
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top