Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Boundary scan IEEE 1149 for Memory test

Status
Not open for further replies.

sudarsv

Junior Member level 1
Joined
Aug 7, 2008
Messages
15
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,402
Hi all

I am currently designing SRAM with BIST which will run March tests to test the SRAM. I came across the IEEE 1149 standard for testing but was not able to find good documentation for memory test using IEEE 1149 standard. Here r a few quick question. Can you please help me in clarifying them

1. Can Boundary scan be used for testing SRAM.
2. Can you provide me with some good documentation where boundary scan is used for SRAM test.

Thank you

Regards
Sudarshan
 

sudarsv

Junior Member level 1
Joined
Aug 7, 2008
Messages
15
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,402
Hi all

Can you please help me in understanding how to use boundary scan IEEE 1149.1 standard to test SRAM..

Its very urgent..... please help me
 

pavanhs

Junior Member level 2
Joined
Jul 5, 2011
Messages
24
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,409
Hi all

Can you please help me in understanding how to use boundary scan IEEE 1149.1 standard to test SRAM..

Its very urgent..... please help me


Since SRAM is an memory you can't test with only Boundary Scan IEEE1149.1
But in Cadence Encounter you have to insert Boundary Scan and Memory Bist at a time.
Because from Boundary scan ports we have to give input and read back the results.

So Boundary Scan is not only essential for testing SRAM


---
Pavan HS
 

ljwfred

Junior Member level 1
Joined
Mar 25, 2009
Messages
16
Helped
3
Reputation
6
Reaction score
3
Trophy points
1,283
Activity points
1,358
do you mean that you are coding a kind of mbist which uses the BSD to test the memories?

it sounds familiar,
some kind of tools can generate this kind of verilog, like mentor tessent

but it uses jtag IRs to shift in some instructions and shift out some results.
i think it is.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top