Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
As DLL results in a Low jitter so the skew can be minimized when compared with that of the PLL
Reason is in a PLL (Ring Oscillator topology of VCO) for every Cycle there is an Accumulation of the jitter but when compared to a DLL there is an Accumulation but only one Cycle, The Jitter is not added up with the next cycle for DLL but it's getting added up in PLL.