Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Applications of Delay Locked Loop

Status
Not open for further replies.

rakesh_aadhimoolam

Full Member level 4
Joined
Mar 14, 2006
Messages
206
Helped
19
Reputation
38
Reaction score
2
Trophy points
1,298
Activity points
2,751
Hi all,

Can anyone give the main applications of Delay locked loops and their usage etc


Thanks
 

There isn't a "main" application per se. A DLL simply delays a signal. You can use it as a phase shifter to shift an input signal by some set degree.
 

Clock Generator..

Clock Skew minimizing

Clock Multiplier....

Clock and Data Recovery..

used in Rf front-end receiver section...( Local oscillator's ref.. signal from DLL based Frequency synthesizer..)

high speed serial links...

...these are some of them...
 

Hi all,
shady205 Could you please explain how DLL minimise the skew ?
Thanks.
 

As DLL results in a Low jitter so the skew can be minimized when compared with that of the PLL

Reason is in a PLL (Ring Oscillator topology of VCO) for every Cycle there is an Accumulation of the jitter but when compared to a DLL there is an Accumulation but only one Cycle, The Jitter is not added up with the next cycle for DLL but it's getting added up in PLL.

Added after 48 seconds:

Sorry for the Delay...As i was on Vacation....
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top