Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
About the signoff check items: timing, clock_transition, data_transition, max_cap, glitch, doubleswithching, min_pulse_width, and so on.
In the implemention flow, you need to preserve some margin for the signoff tools.
In my opinion, if you are working on a chip (flat design), the global skew is not important if you can close timing, especially for hold.
Buf if you are working on a block and it is a full chip clock domain, the global skew will make effect at full chip timing for global clock balance. You need...
Generally, the large driving stength cells in clock networks is not good, and is not recommended.
If you must use them, eg: x16, you can place it in your netlist and set it dont_touch. Or else, tools may change it to low size.
It should be the easy way.
Sometimes, we may have hold time violations in typical corner, even it is ok in fast corner.
By the way, for the corner, it means the RC effection, eg: rcbest, rcworst ...
I am thinking the width of the PAD boundary is not the integral multiple of the grid in Encounter, or the boundary in lef file is not correct.
Please check it.
Yes. You had better complete P&R in block. And then in top level, all the blocks can be instanced as macros.
In general, the power planning for block is nothing in particular. You need only to give a power supply to them in top level, as the macros in your design.
Re: 65 nm layout methodology
Mainly the signal crosstalk need special concerned, in my opinion. You need much more guard structure in your layout.
Certainly, the leakage is another. However, it should be cared by designer, not layout engineer.
Hi, everyone,
I think the description of "hys" is very accurate and detailed. The duty cycle is not key in single edge design, but you must prevent the negative delay.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
