Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by sarmad88

  1. S

    coprocessor free book

    hi all can any one give me books about the concept of coprocessor and how deal with it??
  2. S

    co processor book help me

    hi all can any one give me books about the concept of coprocessor and how deal with it??
  3. S

    BSCANs OVERMAPPED problem

    thank you for your answer i use only one BSCAN instantiation in my design instead of 2 but when i use chipscope the problem show i use spartan3e and ise14.1 googling it but no answer found please help me
  4. S

    BSCANs OVERMAPPED problem

    hi all my design use the jtag loader and chipscope the error occur in map process because Number of BSCANs: 2 out of 1 200% (OVERMAPPED) how can overcome this error?
  5. S

    help me about jtag loader

    hi all Can anyone guide me a tutorial about how to use jtag loader to change the content of BLOCK RAM without reconfigration the ISE design
  6. S

    how store data coming to computer by chipscope

    hi everyone can i store data coming to computer by chipscope to file beacuse i need this data as feedback to FPGA. THANK YOU IN ADVANCE
  7. S

    how to solve latch problem:

    i don't have value at output when ir(3 downto 01)=110 and 111 what i do to overcome the error??
  8. S

    how to solve latch problem:

    when write this process to covere all case of ir(3 downto 1) the below error occur process(ir,mean_result,variance_result,st_dev_result,rms_result,covariance_result,mse_result) begin case ir(3 downto 1) is when "000"...
  9. S

    how to solve latch problem:

    hi anyone in my project when exchange this statements: with ir(3 downto 1) select...
  10. S

    component inside process

    hi can i call component inside the process as shown process(clk) begin u1:anything port map (clk,inp1,inp2,out1,out2............); end process; if no how can i call port map inside process or under condition ??? thank you advanced;
  11. S

    Signal is used but never assigned

    thank you for your answer in my design in future this signal is update through JTAG loader i cann't declared as constant is found anther way to overcame this warnings , how?
  12. S

    Signal is used but never assigned

    hi my design is use fixed_pkg to find the mean value for two array (a and b) each 16 input and when synthesize the deign the warning below produced Xst:1781 - Signal <a> is used but never assigned. Tied to default value. Xst:1781 - Signal <b> is used but never assigned. Tied to default...
  13. S

    error in place and route step

    thank you but i don't know why the BUFGMUX is 17 from 24 ?? i use same clk signal in 17 process as a rising edge
  14. S

    error in place and route step

    thank you for your answer the utilization summary from synthesis reports as shown below: Selected Device : 3s500efg320-4 Number of Slices: 2902 out of 4656 62% Number of Slice Flip Flops: 1161 out of 9312 12% Number of 4 input...
  15. S

    error in place and route step

    help me please in my design this error appear in place and route step tha target device is spartan 3e and the ise is ise14.1 error: Place:120 - There were not enough sites to place all selected components. Some of these failures can be circumvented by using an alternate algorithm (though it...

Part and Inventory Search

Back
Top