1. Announcement:
    Forum rules & policies (quick reference)
    alexan_e (Administrator)
    7th August 2014
    Views:
    108,915
Page 3 of 744 FirstFirst 1 2 3 4 5 13 53 103 503 ... LastLast
Threads 61 to 90 of 22301

Forum: PLD, SPLD, GAL, CPLD, FPGA Design

Simple and Complex Programmable Logic Devices from Altera, Cypress, Xilinx. Field Programmable Gate Array. Device specific VHDL/Verilog/SystemC questions.

  1. Xilinx Virtex 5 vs. Xilinx Spartan 3e 500k

    Started by adwnis123, 29th May 2018 18:37
    • Replies: 8
    • Views: 545
    30th May 2018, 19:23 Go to last post
  2. how to poll a status bit in verilog

    Started by gary36, 28th May 2018 15:12
    • Replies: 6
    • Views: 377
    29th May 2018, 17:44 Go to last post
  3. [SOLVED] Controlling a servomotor " SG90 9g Mirco Servo " with Basys 3

    Started by vlad97, 28th May 2018 13:34
    • Replies: 1
    • Views: 230
    28th May 2018, 19:04 Go to last post
  4. [moved] Simulator and synthesis tool required

    Started by sky_above, 24th May 2018 14:14
    • Replies: 13
    • Views: 721
    28th May 2018, 17:11 Go to last post
    • Replies: 4
    • Views: 353
    27th May 2018, 11:00 Go to last post
    • Replies: 4
    • Views: 271
    24th May 2018, 20:01 Go to last post
  5. Bipolar stepper motor code in VHDL ?

    Started by abimann, 24th May 2018 08:48
    • Replies: 1
    • Views: 242
    24th May 2018, 08:55 Go to last post
  6. Simulink VFC via FPGA on matlab

    Started by skyfall_133, 23rd May 2018 18:12
    • Replies: 0
    • Views: 193
    23rd May 2018, 18:12 Go to last post
    • Replies: 2
    • Views: 298
    22nd May 2018, 07:20 Go to last post
    • Replies: 5
    • Views: 379
    21st May 2018, 15:24 Go to last post
  7. [SOLVED] problem simulating a simple counter in VHDL with Vivado

    Started by joseMiguel, 19th May 2018 21:56
    • Replies: 5
    • Views: 393
    21st May 2018, 14:19 Go to last post
  8. [SOLVED] Best way to decodebits and attribute 0 to not used registers.

    Started by pbernardi, 19th May 2018 17:32
    • Replies: 3
    • Views: 259
    19th May 2018, 23:06 Go to last post
  9. Learning SystemVerilog

    Started by Peddro, 17th May 2018 10:59
    • Replies: 7
    • Views: 562
    18th May 2018, 08:26 Go to last post
  10. VHDL Design Verification

    Started by expertengr, 15th May 2018 13:57
    • Replies: 5
    • Views: 400
    15th May 2018, 18:02 Go to last post
  11. UVC for FPGA Internal side

    Started by paulr127, 15th May 2018 17:03
    • Replies: 1
    • Views: 176
    15th May 2018, 18:00 Go to last post
  12. Unknown Clock Signal

    Started by sandy2811, 14th May 2018 07:13
    • Replies: 5
    • Views: 369
    14th May 2018, 21:17 Go to last post
  13. Numerical computation in FPGA

    Started by gary36, 9th May 2018 16:25
    • Replies: 10
    • Views: 656
    12th May 2018, 09:38 Go to last post
  14. simulation problem in verilog

    Started by NEHA12345, 11th May 2018 13:06
    • Replies: 2
    • Views: 236
    11th May 2018, 15:12 Go to last post
  15. MachXO2 and SFP transceiver data issues

    Started by juanMco, 11th May 2018 13:21
    • Replies: 2
    • Views: 268
    11th May 2018, 13:57 Go to last post
  16. Spartan-3AN Nor Flash problem

    Started by m_farahani, 10th May 2018 20:05
    • Replies: 0
    • Views: 232
    10th May 2018, 20:05 Go to last post
    • Replies: 8
    • Views: 523
    10th May 2018, 17:52 Go to last post
  17. Is sGDMA integration correct in this SoC ??

    Started by hcu, 9th May 2018 14:48
    • Replies: 4
    • Views: 307
    10th May 2018, 05:49 Go to last post
    • Replies: 1
    • Views: 247
    8th May 2018, 18:37 Go to last post
  18. Tracing internal signals in Modelsim

    Started by mjuneja, 1st May 2018 10:55
    • Replies: 10
    • Views: 800
    8th May 2018, 11:18 Go to last post
  19. Creating an FPGA accelerator in 15 minutes

    Started by dipin, 4th May 2018 12:23
    • Replies: 2
    • Views: 430
    4th May 2018, 14:26 Go to last post
  20. Programmer and Logic Analyzer question

    Started by kkeeley, 2nd May 2018 01:00
    • Replies: 11
    • Views: 784
    3rd May 2018, 15:55 Go to last post
  21. Dose XSG can replace programming in VHDL

    Started by Serwan Bamerni, 1st May 2018 00:22
    • Replies: 4
    • Views: 517
    1st May 2018, 12:53 Go to last post
    • Replies: 8
    • Views: 1,037
    30th April 2018, 13:28 Go to last post