Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by massive

  1. M

    Design Procedure for LDO topology

    Hi sohpie2007, Very interesting site. I have checked it. Thanks. Regards, :)
  2. M

    Design Procedure for LDO topology

    Thanks haff99 for your reply. What numbers do you mean by saying "low" current and "high" current? I am looking in the range of 0 to 5 mA. Could you suggest me better architectures for these currents than this one? I was looking for a design procedure which explains the compensation if the...
  3. M

    Design Procedure for LDO topology

    Please guys, :) I need this info about the schematic! It is part of important project that I am doing :cry: Thanks in advance! Best Regards
  4. M

    behzad razavi photo(req)

    Hi ravitest, Try searching google for behzad razavi and go to images results. There are middle sized photos, that might be right for you. :) Best regards,
  5. M

    Question about using feedback resistor on FET

    Re: Feedback on FET Hi ssayan79, I think I have seen this simple amp in the book CMOS Circuit Design, Layout, and Simulation, by R. Jacob Baker. There it was presented, but could not remember if the explanation of the circuit was detailed. You could check. The book is also available in the...
  6. M

    Design Procedure for LDO topology

    Hi to All, I would like to ask if someone could give me some info ( paper, or other design document) about the LDO topology that is attached below. I have not seen it often in papers or LDO design books, etc. This topology is simple but effective for LDO desgn, to my opinion. The schematic...
  7. M

    anybody offer me some material about vco design?

    Check the paper that is attached. It describes frequency synthesizer and you can see how the vco is designed. ********************************************************************** TITLE: A low jitter 0.3-165 MHz CMOS PLL frequency synthesizer for 3 V/5 V operation ISSUE: IEEE Journal of...
  8. M

    Default simulator for Analog environment simulations...

    I have tried the string in my .cdsenv file but unfortunatelly with no success :((
  9. M

    Default simulator for Analog environment simulations...

    Hi guys, I use icfb (sub-version 5.0.33.500.2). When I start Analog Environment, the simulator is always set to spectreS. However I want to use SPECTRE. So Everytime I start a new simulation environment I have to change it manualy. Is there a way to set it as default sim for Analog Environment...
  10. M

    NiMh LiIon comparison

    You can check the following link: **broken link removed** This is a very good sitw that explains the difference about the batteries and the charge methods, as well as other interesting stuff about the various batteries. Check it out. :)
  11. M

    How many bits should be an ADC ....?

    Here is my simple question.. If we need to measure temeprature in the range from 0 to 1600°C with resolution of 0,1°C how many bits should be the ADC ?
  12. M

    Drawing a line in CADENCE calculator tool...how?

    cadence calculator xval Hi guys, I have the following trouble with Calculator tool in CADENCE Analog Design Environment... I am doing a transient analysis, and I want to compare the derived result with a strait line. The line has the equation: y=0.1x +...
  13. M

    Export (Save) Cadence Waveform to Excel Spredsheet?

    Hi to all, Is there some way to export or save a waveform which is in the cadence waveform window as a text values for X and Y in Excel Spread sheet for instance, or to print it somewhre in Cadence. May be use Cadence Calculator ? Thanks in advance!
  14. M

    Need some material on verilog

    Hi kpk, The Verilog Golden Reference guide is very good material indeed. To my humble opinion it is for quick reference and will be usefull to you after you learn the basics and make some digital systems with verilog. I suggest you try the interactive tutorials from Aldec - Evita Verilog. here...
  15. M

    Jtag from usb port-which PCMICA parallel suit best

    Re: Jtag from usb port hello meemee2, When you install the ISE software package, you should be prompted to inastall the parallel cabel drivers. Are these drivers installed on your notebook..? If I read carefuly , you have parallel port , right?

Part and Inventory Search

Back
Top