1. Announcement:
    Forum rules & policies (quick reference)
    alexan_e (Administrator)
    7th August 2014
    Views:
    86,450
Page 1 of 783 1 2 3 11 51 101 501 ... LastLast
Threads 1 to 30 of 23473

Forum: ASIC Design Methodologies and Tools (Digital)

ASIC (Application Specific Integrated Circuit) design methodologies design tool (simulator, synthesis...) related questions

  1. Sticky Thread Sticky: ALL E-BOOKS HERE WILL BE DELETED!!! USERS WILL BE WARNED!!!

    Started by klug, 25th March 2007 08:41
    • Replies: 0
    • Views: 23,901
    25th March 2007, 08:41 Go to last post
    • Replies: 0
    • Views: 1
    Today, 02:20 Go to last post
  1. connection between DRC, LVS and timing

    Started by shweta.bphc, Yesterday 04:40
    • Replies: 2
    • Views: 87
    Yesterday, 16:18 Go to last post
  2. LVDS and when it is used

    Started by shweta.bphc, Yesterday 15:36
    • Replies: 1
    • Views: 67
    Yesterday, 15:51 Go to last post
  3. Synopsys DC power report meaning

    Started by minho_ha, 21st March 2017 01:12
    • Replies: 8
    • Views: 187
    23rd March 2017, 02:01 Go to last post
    • Replies: 2
    • Views: 118
    22nd March 2017, 19:38 Go to last post
    • Replies: 0
    • Views: 102
    22nd March 2017, 07:17 Go to last post
    • Replies: 1
    • Views: 107
    21st March 2017, 14:33 Go to last post
    • Replies: 3
    • Views: 182
    21st March 2017, 14:31 Go to last post
  4. Timing Corners for setup check

    Started by identical, 20th March 2017 21:19
    • Replies: 1
    • Views: 128
    20th March 2017, 23:07 Go to last post
  5. metal fill inquiry for asics

    Started by aditya1579, 19th March 2017 16:21
    • Replies: 1
    • Views: 188
    20th March 2017, 16:07 Go to last post
  6. how to give ramp input in cadence

    Started by nadipineni09, 20th March 2017 08:11
    • Replies: 4
    • Views: 134
    20th March 2017, 16:02 Go to last post
    • Replies: 1
    • Views: 125
    20th March 2017, 10:35 Go to last post
    • Replies: 1
    • Views: 103
    20th March 2017, 09:41 Go to last post
  7. Cadence AMS set time current steering I out not set

    Started by streamc, 16th March 2017 10:19
    • Replies: 1
    • Views: 181
    20th March 2017, 04:02 Go to last post
  8. SRAM precharging and voltage drop

    Started by identical, 19th March 2017 17:56
    • Replies: 0
    • Views: 194
    19th March 2017, 17:56 Go to last post
    • Replies: 1
    • Views: 185
    19th March 2017, 11:44 Go to last post
    • Replies: 3
    • Views: 225
    19th March 2017, 00:45 Go to last post
  9. Using Synopsys DC, power report problem

    Started by minho_ha, 15th March 2017 10:59
    • Replies: 3
    • Views: 248
    18th March 2017, 22:54 Go to last post
  10. starRC and Primetime from within IC Compiler

    Started by oAwad, 18th March 2017 10:54
    • Replies: 0
    • Views: 147
    18th March 2017, 10:54 Go to last post
  11. Power consumption measurement

    Started by WeiKai, 17th March 2017 05:03
    • Replies: 2
    • Views: 162
    18th March 2017, 03:52 Go to last post
  12. starRC extraction without clean LVS

    Started by oAwad, 17th March 2017 19:36
    • Replies: 0
    • Views: 145
    17th March 2017, 19:36 Go to last post
  13. what does Delay tuning mean

    Started by kaushikrvs, 16th March 2017 10:13
    • Replies: 3
    • Views: 158
    17th March 2017, 17:01 Go to last post
  14. using Synopsys SAED90nm with Cadence Encounter

    Started by oAwad, 17th March 2017 13:50
    • Replies: 1
    • Views: 200
    17th March 2017, 15:55 Go to last post
  15. Disable timing and false path

    Started by mepriyasingh, 14th March 2017 19:47
    • Replies: 2
    • Views: 192
    17th March 2017, 08:08 Go to last post
    • Replies: 3
    • Views: 187
    16th March 2017, 22:52 Go to last post
    • Replies: 1
    • Views: 144
    16th March 2017, 17:32 Go to last post
  16. floating transistor bulks in a Standard Cell Library

    Started by oAwad, 13th March 2017 21:53
    • Replies: 4
    • Views: 271
    15th March 2017, 18:59 Go to last post
  17. Verification of RTl using testbenches

    Started by kaushikrvs, 14th March 2017 06:39
    • Replies: 2
    • Views: 166
    15th March 2017, 04:38 Go to last post
  18. how to fix setup and hold on same path

    Started by mepriyasingh, 1st November 2016 19:21
    • Replies: 6
    • Views: 456
    14th March 2017, 11:06 Go to last post
    • Replies: 5
    • Views: 327
    13th March 2017, 21:29 Go to last post

Page 1 of 783 1 2 3 11 51 101 501 ... LastLast